# Connection Between the Processor and the Memory




Figure 1.2. Connections between the processor and the memory.

### Registers

- Instruction register (IR)
- Program counter (PC)
- General-purpose register (R<sub>0</sub> R<sub>n-1</sub>)
- Memory address register (MAR)
- Memory data register (MDR)

### **A Typical Instruction**

#### Add R0, LOCA

- Add the operand at memory location LOCA to the operand in a register R0 in the processor.
- Place the sum into register R0.
- The original contents of LOCA are preserved.
- The original contents of R0 is overwritten.
- Instruction is fetched from the memory into the processor – the operand at LOCA is fetched and added to the contents of R0 – the resulting sum is stored in register R0.

# **Typical Operating Steps**

- Programs reside in the memory through input devices
- PC is set to point to the first instruction
- The contents of PC are transferred to MAR
- A Read signal is sent to the memory
- The first instruction is read out and loaded into MDR
- The contents of MDR are transferred to IR
- Decode and execute the instruction

## **Typical Operating Steps**

- Get operands for ALU
  - General-purpose register
  - Memory (address to MAR Read MDR to ALU)
- Perform operation in ALU
- Store the result back
  - To general-purpose register
  - To memory (address to MAR, result to MDR Write)
- During the execution, PC is incremented to the next instruction

- Memory consists
  of many millions
  of storage cells,
  each of which can
  store 1 bit.
- Data is usually accessed in *n*-bit groups. *n* is called word length.




Figure 2.5. Memory words.

- To retrieve information from memory, either for one word or one byte (8-bit), addresses for each location are needed.
- A k-bit address memory has 2<sup>k</sup> memory locations, namely 0 – 2<sup>k</sup>-1, called memory space.
- 24-bit memory:  $2^{24} = 16,777,216 = 16M (1M=2^{20})$
- 32-bit memory:  $2^{32} = 4G (1G=2^{30})$
- 1K(kilo)=2<sup>10</sup>
- 1T(tera)=2<sup>40</sup>

- It is impractical to assign distinct addresses to individual bit locations in the memory.
- The most practical assignment is to have successive addresses refer to successive byte locations in the memory – byte-addressable memory.
- Byte locations have addresses 0, 1, 2, ... If word length is 32 bits, they successive words are located at addresses 0, 4, 8,...

- Word alignment
  - Words are said to be aligned in memory if they begin at a byte addr. that is a multiple of the num of bytes in a word.
    - 16-bit word: word addresses: 0, 2, 4,....
    - 32-bit word: word addresses: 0, 4, 8,....
    - 64-bit word: word addresses: 0, 8,16,....

- Three-Address Instructions
  - ADD R1, R2, R3  $R1 \leftarrow R2 + R3$
- Two-Address Instructions
  - ADD R1, R2  $R1 \leftarrow R1 + R2$
- One-Address Instructions
  - ADD M  $AC \leftarrow AC + M[AR]$
- Zero-Address Instructions
  - ADD TOS ← TOS + (TOS 1)
- RISC Instructions
  - Lots of registers. Memory is restricted to Load & Store



Example: Evaluate (A+B) \* (C+D)

- Three-Address
  - 1. ADD R1, A, B; R1  $\leftarrow$  M[A] + M[B]
  - 2. ADD R2, C, D; R2  $\leftarrow$  M[C] + M[D]
  - 3. MUL X, R1, R2 ;  $M[X] \leftarrow R1 * R2$

Example: Evaluate (A+B) \* (C+D)

- Two-Address
  - 1. MOV R1, A; R1  $\leftarrow$  M[A]
  - 2. ADD R1, B; R1  $\leftarrow$  R1 + M[B]
  - 3. MOV R2, C; R2  $\leftarrow$  M[C]
  - 4. ADD R2, D; R2 ← R2 + M[D]
  - 5. MUL R1, R2 ; R1 ← R1 \* R2
  - 6. MOV X, R1;  $M[X] \leftarrow R1$

Example: Evaluate (A+B) \* (C+D)

- One-Address
  - 1. LOADA;  $AC \leftarrow M[A]$
  - 2. ADD B;  $AC \leftarrow AC + M[B]$
  - 3. STORE T;  $M[T] \leftarrow AC$
  - 4. LOADC ;  $AC \leftarrow M[C]$
  - 5. ADD D;  $AC \leftarrow AC + M[D]$
  - 6. MUL T;  $AC \leftarrow AC * M[T]$
  - 7. STORE X;  $M[X] \leftarrow AC$

Example: Evaluate (A+B) \* (C+D)

Zero-Address

```
1. PUSHA ; TOS ← A
```

- 2. PUSHB ; TOS ← B
- 3. ADD ; TOS  $\leftarrow$  (A + B)
- 4. PUSH C; TOS  $\leftarrow$  C
- 5. PUSHD; TOS ← D
- 6. ADD ; TOS  $\leftarrow$  (C + D)
- 7. MUL ; TOS  $\leftarrow$  (C+D)\*(A+B)
- 8. POP X;  $M[X] \leftarrow TOS$

Example: Evaluate (A+B) \* (C+D)

#### RISC

- 1. LOADR1, A; R1  $\leftarrow$  M[A]
- 2. LOADR2, B; R2  $\leftarrow$  M[B]
- 3. LOADR3, C; R3  $\leftarrow$  M[C]
- 4. LOADR4, D; R4  $\leftarrow$  M[D]
- 5. ADD R1, R1, R2 ; R1 ← R1 + R2
- 6. ADD R3, R3, R4 ; R3 ← R3 + R4
- 7. MUL R1, R1, R3 ; R1 ← R1 \* R3
- 8. STORE X, R1 ; M[X] ← R1