

13/11/029

Module - II

— Memory management


— I/O

— Disk

— File System Management


Notes

Disk - Management



Arm
Assembly

=



Tracks

Sector

Each Platter

* Bit density (Data storage) — is high in innermost track
2 surface

Density is low in outer most track.

* Each track sector stores same amount of data

* Read Write Arm at both Top & Bottom surfaces separately at each Platter.

* Arm Assembly move only to & fro (It can read any track of any platter at once)

* Disk are tertiary / secondary storage system in memory hierarchy
It is an offline storage and data stored on disk are generally permanent.

* Disk Storage Mech.

- A disk contains multiple platters with 2 surface per platter. Surface is divided into tracks and sectors and read-written by R-W head. Head has to & fro motion to read the data from desired track sector.
- The platter rotates, with the rotational speed measured in RPM (Rotations per minute).

$$\boxed{\text{Disk Access Time} = \text{Seek Time} + \text{Rotational Latency} + \text{Transfer Time} + \text{Controller Overhead}}$$

- The time taken to locate the disk arm to the specified track from where the data is to be read / write is Seek Time.
- ~~The seek time depends upon - no. of tracks & speed of seek (arm)~~
- The time taken by desired sector of the disk to rotate into the position, so that it can access ~~R-W head~~ is Rotational Latency
- Rotational latency / Time depends upon bandwidth (RPM) and distance from R-W head of the sector to be accessed.
- The time taken to transfer the requested data is known as Transfer Time (depends amount of data (block of data))

Note — The average rotational latency for a disk is $\frac{1}{2}$ the amount of time it takes for the disk to make one revolution.

Ex. 72,000 RPM, then 120 Rotations per second

$$\text{i.e. } 1 \text{ Rot} = \frac{1}{120} \text{ second, } \therefore \text{ Avg R. Latency} = \frac{1}{240}$$

Q. Consider typical disk, that rotates at 15,000 RPM and has a transfer rate of 5×10^6 Bytes/second. If the avg. seek time of the disk is twice the Avg. R. Latency and controller's transfer time is 10 times the disk transfer time, the avg. time to read or write - ~~512~~ 512 Bytes/sector of the disk will be

$$\Rightarrow 15000 \text{ RPM} \Rightarrow \frac{\frac{500}{260}}{250} \text{ per revolution}$$

$$\text{i.e. 1. Rotation} = \frac{1}{250} \text{ second.}$$

$$\text{Avg R. latency} = \frac{1}{500} \text{ seconds.} = 2 \text{ milliseconds.}$$

$$\text{Seek time} = 2 \times \text{Avg R. latency} = \frac{1}{250} \text{ seconds.} = 4 \text{ milliseconds.}$$

~~$$\text{Controller's transfer time} = 10 \times \text{Disk transfer time}$$~~

$$= 10 \times \frac{512}{5 \times 10^6} \text{ seconds.}$$

$$\text{Transfer time} = \frac{512}{5 \times 10^6} \text{ seconds.} = 102.4 \text{ microseconds.}$$

~~$$\text{Access Time} = \frac{500}{200} + 102.4$$~~

$$\text{Controller Overhead} = 10 \times \text{Disk transfer time}$$

$$= 102.4 \text{ microseconds.} \approx 1 \text{ millisecond.}$$

$$\text{Disk Access Time} = 2 \text{ milliseconds.} + 4 \text{ msec.} + 102.4 \text{ msec.} + 102.4$$

$$= 7.1024 \text{ milliseconds.}$$

Disk Scheduling

FCFS C-SCAN
SSTF LOOK
SCAN C-LOOK
RR

why?

- Multiple I/O requests by different process, only one can be served at a time, hence scheduling required.


- Effective arm movement

3. HDD are slower devices hence need to be accessed for effectiveness Hard Disk Drive

* Consider a disk D with the request for I/O to block cylinders R (98, 183, 37, 122, 14, 124, 65, 67). Currently the R-W head is at cylinder no. 53. Calculate the total arm movement following, with 200 cylinders in total.

→ 0 14 37 53 65 67 98 122 124 183 199

(i) FCFS




$$\text{Total ARM Movement} \rightarrow (98-53) + (183-98) + (183-37) + (122-37) + (122-14) + (124-14) + (124-65) + (67-65)$$

$$\Rightarrow 45 + 85 + 146 + 85 + 108 + 110 + 58 + 2$$

$$\approx 640$$

(ii) SSTF (see the adjacent difference) (stoppie rule - the first)

0 14 37 53 65 67 98 122 124 183 199



$$\text{Total ARM Movement} \rightarrow (65-53) + (67-65) + (67-37) + (67-14) + (98-14) + (122-98) + (124-122) + (183-124)$$

$$= 12 + 2 + 30 + 23 + 84 + 24 + 2 + 59 = 208$$

* Direct SCAN → (Bi-directional, 1 end) = Elevator (default upward)

* C-SCAN - (Bi-directional, Both end) Algorithm. if arm moves not green

* LOOK - (Bi-directional, No end)


* C-LOOK - (Unidirectional, No-end)

(iii) SCAN 0 14 37 53 65 67 98 122 124 183 199



4) C-SCAN


0 14 37 53 65 67 98 122 124 183 199



$$\text{TAM} \rightarrow (65-53) + (53-45) + (45-14) + (14-12)$$

5) LOOK (Bidiom, No end)

0 14 37 53 65 67 98 122 184 183 192.



6) C-LOOK (Unidim, No end)

0 14 37 53 65 67 98 122 184 183 192.



Ques. Suppose, a disk drive has 5000 cylinders (0-4999). The drive is currently serving a request at cylinder 1805. The queue of pending requests in FCFS is:-
2069, 1212, 2296, 2800, 544, 1618, 1356. Starting from the current head position, what will be the total distance the disk arm moves to satisfy all the pending request in SCAN & C-LOOK algorithm.


• 0 356 544 1212 1618 2069 2150 2296 2800 4

$$\text{TAN} =$$

SCAN



Ques. Consider, a disk, with the pending request queue $\rightarrow (0, 24, 26, 2, 40, 6, 38)$. Currently R-W head is at cylinder 20. Calculate the total seek time for the arm movement by applying FCFS scheduling and seek time per cylinder is 6 ms. Also, the disk rotates 30 revolutions per second, and has 400 word/factor. Each track of the disk has capacity of 400 words, then calculate the total time required to access both sectors.



$$= 16 + 18 + 2 + 18 + 38 + 34$$

$$= 100, \text{ T.R.T.} = 146$$

$$= (20-10) + (22-10) + (22-20) + (20-2) + (40-2) + (40-6) + (38-6)$$

$$= 100, \text{ T.R.T.} = 146$$



$$= 100, \text{ T.R.T.} = 146$$

$$= 100, \text{ T.R.T.$$

1 Mbit (100 words) are transferred per 12.5 ms.

Access Time (t_{AC})

- Bandwidth (B_i) \rightarrow Rate of transfer
- Memory Size (S_i^o)
- Cost (C_i)
- $t_{AC} = \frac{B_i}{S_i^o} \times C_i$


Memory Management

Memory Hierarchy - CPU Registers, Cache, Main Memory

For processing - Secondary to Main.

& CPU

For Input / Output - To memory (storage)




20/11/019

Memory Hierarchy - CPU Registers, Cache, Main Memory

& CPU

For Input / Output - To memory (storage)



Access Time (t_{AC})

- Bandwidth (B_i) \rightarrow Rate of transfer
- Unit of Transfer (X_i^o)
- Block size transfer

All are for an i^{th} level of memory (Parallelogram)

$t_{i+1} > t_i > t_{i-1}$

$S_i^o > S_{i-1}^o$

$S_i < S_{i-1}^o$


- A memory is a storage device, used for storing ~~data~~ memory words (data & instructions), each on unique address location.
- ~~the~~ Main memory consists of large array of word or byte, each with its own address and CPU fetches instruction from memory according to the value of program counter.
- After the instruction has been executed, the operands & results are stored back into the memory.

- for successful execution of process, the OS needs to ensure that each process has separate memory space. To separate memory spaces, the range of legal addresses that a process may access must be determined and must be ensured that the process can access only these legal address addresses.

23/11/019

- At any level of the memory, a memory can interact only with its immediate neighbour (i.e. secondary can never interact with cache).


- Any system performance is calculated by wire ratio.



- System Protection $\xrightarrow{\text{Base of limit}}$ Address Binding : (Binding of Address to the data or instruction)



Compile time (early)



• Binding of

- Addresses in the source program are generally symbolic. A compiler typically binds these addresses into relocatable addresses. The linkage editor or loader finds these relocatable addresses in absolute addresses. Each relocating is a mapping from one address space to another.
- (early binding, delayed binding, late binding)

- The address generated by CPU is known as **logical address**. The address seen by the memory unit is the corresponding address seen as the **physical address**.
- The set of all logical valid areas of a program is known as **logical address space**. All the corresponding physical address of that program is known as **physical address space**.

Swapping

- During execution, the process must be brought into memory for execution. A process however, can be swapped out temporary to a backing store (secondary storage) & can be brought again to the memory for continued execution.



→ Swapping has the degree of multiprogramming.

Memory Allocation

- (i) **Contiguous M.A.**
 - (i) Non-contiguous M.A. (non-consecutive)
 - (ii) Assign the consecutive blocks of memory for process requesting for memory.
- Assign the consecutive blocks of memory for process requesting for memory.

– Assigns the sequential memory block at different location in a non-contiguous manner to a process requesting for memory.

Contiguous

Non-Contiguous

- Consecutive blocks of memory are allowed.
- Don't have the overhead of address translation with execution.
- Process executes faster.
- Process doesn't encloses faults.
- The memory space must be divided into fixed sized partition blocks and place them in different parts of the memory according to the availability of memory space.

Hole -

- The strip or chunk of available memory is known as hole.
- There may be multiple hole formation in a memory.

Fixed Size Partition Allocation

- Memory is divided into fixed portion of equal or varying size
- 1) Each partition contains exactly one process. The partitions can be easily expanded or shrunk.

Disadvantages

- 1) Initially, all memory is available & is considered as one large block of memory is available for user process.


- 2) User process ~~can't~~ return the allocated memory once, it finishes its execution.

- 3) Memory can be released in any order without any relation to the order in which it was allocated, hence welfare block will be formed.


Memory Allocation Strategies

- (i) Worst Fit
- (ii) Next Fit
- (iii) Best Fit
- (iv) First Fit

- Given 5 memory partitions of size 100, 500, 200, 300 & 600 KB in order. Now would the (i) First fit (ii) Worst fit (iii) Next fit algorithm places the process of size 212, 412, 112, 426 KB in order. Which algorithm makes the most efficient use of memory?




- (i) First Fit
- 426 KB cannot be allocated.



- (ii) Worst Fit
- $= (100 + 200 + 300 + 600) KB = 1000 KB$


- (iii) Next Fit
- 112 KB - Labeled memory wastage is least



- (iv) Best Fit



- (v) Next Fit - Memory wastage is minimized.



426 KB

iii) Next Fit → In a cycle

100
212
112
200
300
417
600

Q. Given 8x8 memory partitions: (200, 400, 600, 800, 1000)

Process: 357 KB, 210 KB, 468 KB, 491 KB in order.

- All allocation & deallocation will also make most efficient use of memory.

(i) First fit

200
400
600
800
357
210
468
491

(ii) Best

200
400
600
500
300
250
210
357

(iii) Worst

200
600
500
300
250
210
357

(iv)

Internal fragmentation v/s External fragmentation

- When a process is allocated, more memory than required is given & it is left unused if it occurs, when a memory is divided into fixed size partitions.
- It can be cured by allocating memory dynamically or segmenting the partition of different sizes (using segmentation).

External

- Many small, non-contiguous blocks of unused space are found, which can serve a new request if all of them are joined together, but as they are not adjacent to each other, a new request cannot be served.
- It can be cured by = compaction, paging & segmentation.

No. of pages

$$\text{Wastage} = 200 + 43 + 390 + 32 + 550 \\ = 1115 \text{ KB}$$

No. of pages

$$\text{Wastage} = 200 + 43 + 109 + 32 + 40 \\ = 350 + 40 \\ = 390 \text{ KB}$$

$$\text{Wastage} = 200 + 43 + 243 \\ = 324 \text{ KB}$$

$$\text{Wastage} = 200 + 400 + 550 + 243 \\ = 1193 \text{ KB}$$

$$\text{Wastage} = 200 + 400 + 300 + 250 \\ = 1150 \text{ KB}$$

$$\text{Wastage} = 200 + 400 + 300 + 250 \\ = 1150 \text{ KB}$$

$$\text{Wastage} = 200 + 400 + 300 + 250 \\ = 1150 \text{ KB}$$

$$\text{Wastage} = 200 + 400 + 300 + 250 \\ = 1150 \text{ KB}$$

$$\text{Wastage} = 200 + 400 + 300 + 250 \\ = 1150 \text{ KB}$$

$$\text{Wastage} = 200 + 400 + 300 + 250 \\ = 1150 \text{ KB}$$


$$\text{Wastage} = 200 + 400 + 300 + 250 \\ = 1150 \text{ KB}$$

$$\text{Wastage} = 200 + 400 + 300 + 250 \\ = 1150 \text{ KB}$$

$$\text{Wastage} = 200 + 400 + 300 + 250 \\ = 1150 \text{ KB}$$

$$\text{Wastage} = 200 + 400 + 300 + 250 \\ = 1150 \text{ KB}$$

- Can serve a new request if all of them are joined together, but as they are not adjacent to each other, a new request cannot be served.
- It can be cured by = compaction, paging & segmentation.



Memory
= Secondary
Memory
= Secondary
Memory

 $p = \text{page no.}$
 $f = \text{frame no.}$
 $d = \text{offset / displacement}$

Paging is a memory management technique, which divides main memory into fixed size partitions called frames & divide logical memory into fixed size partitions called pages.

The size of partitions is usually in power of 2. (Read during)


Page Table

- No. of page entries = no. of pages in program / logical memory
- Each process has its individual page table.
- Each pagetable resides in main memory (Additional overhead of each pagetable).
- Each pagetable has PTEs (Page Table base register) value of PTLR (Page Table limit register) value (More in PCB).

Page table is a data structure maintained by OS to represent page frame mapping and resides in main memory.


The size of frame is kept equal to the size of page to have no fragmentation of the main memory and to avoid external fragmentation.

Page address is called logical address and is represented by page no., 'P', and page offset 'off'. Similarly, frame address is called physical address and is represented by frame no. and frame offset 'off'.



Advantages & Disadvantages of Paging

- 1) Paging is a form of external fragmentation but it suffers from internal fragmentation.
- 2) Since the page size and frame size is equal swapping is very easy.
- 3) Since paging requires special data structure called pagetable which resides in main memory hence paging is not suitable for small memory sizes.



No. of page entries = One for Page Table and others for actual content hence access time is doubled and speed is half.

* Memory is byte addressable : 1 Byte store (dynamically)

* Memory is 2 byte addressable : 2 Byte store.

Note - Consider physical & logical memory which is byte addressable

$$\text{Logical Address} = 31 \text{ Bits} \\ \Rightarrow \text{Logical Address Space} = 2^{31} \times 1 = 2 \text{ GB} \quad (\text{1 Byte} = 2^{30} \text{ Bits})$$

logical address = 128 mega byte of space. Find how many bits are required for logical address.

$$= 128 \times \text{MB} = 2^7 \times 2^{20} \text{ Bits.} \Rightarrow 2^{27} \text{ Bits} \Rightarrow 27 \text{ Bits.}$$

Physical Address = 24 Bits. PA Space = 2^{24} = 16 MB

Total size of memory = $2^{14} \times 1 = 2^{14}$ bytes

$$2^{14} \text{ bytes} = 2^{22} \times 2 = 2^{22} \text{ bytes} = 8 \text{ MB}$$

$$2^{21} \text{ bytes} (4 \text{ Bytes}) = 2^{37} \times 2^2 = 84 \text{ MB.}$$

Q. Now many bits required:


$$64 \text{ KB memory size (1Byte)} = 64 \text{ KB} / 1 \text{ Byte} = 64 \times 2^{10} / 16 \text{ Bits} \\ 32 \text{ KB} " " (1Byte) = 32 \text{ KB} / 1 \text{ Byte} = 15 \text{ Bits} \\ 128 \text{ KB} " " (2 Byte) = 128 \text{ KB} / 2 \text{ Byte} = 128 \text{ Bits} \\ 16 \text{ GB} " " (4 Byte) = 16 \text{ GB} / 4 \text{ Byte} = 4 \text{ G} = 2^{32} \text{ Bits}$$

Q. Consider a memory scenario in which logical addresses bit count of 24 bits, physical address are of 16 bits and the page size is 1 KB calculate the bit required for:

P | d f | t

also calculate total no. of pages and frames in memory

Ans. Logical Address = 24 bits, page size = 1 KB = 10 Bits



$$\text{Size of logical Memory} = 2^{24} = 16 \text{ MB}$$

$$\text{Total no. of pages} = \frac{16 \text{ MB}}{1 \text{ KB}} = 2^{14} \quad \therefore p = 14 \\ d = 10$$

$$\text{Size of Physical Memory} = 2^{16} = 64 \text{ KB}$$

$$\text{Total no. frames} = \frac{64 \text{ KB}}{1 \text{ KB}} = 2^6 = 64 \text{ Bits} \quad \therefore f = 6 \\ d = 10$$

Q. Logical Add = 33 bits, Physical Add = 24 bits

$$\text{Page Size} = 2 \text{ KB}$$

$$\text{Size of logical Add} = 2^{33} = 8 \text{ GB}$$

$$\text{Total no. of pages} = \frac{8 \text{ GB}}{2 \text{ KB}} = 2^{22} \quad \therefore p = 22 \text{ (pages)} \\ d = 11 \text{ (offset)}$$

$$\text{Size of physical Add} = 2^{24} = 16 \text{ MB}$$

$$\text{Total no. of frames} = \frac{16 \text{ MB}}{2 \text{ KB}} = 2^{13} \quad \therefore f = 13 \text{ (frames)} \\ d = 11 \text{ (offset)}$$

04/12/2019 Q. Consider a logical memory of 256 pages and page size of 4 KB & physical memory of 64 frames. How many bits required for logical and physical address (one byte address (default))

$$\Rightarrow \text{Total logical memory} = 256 \times 4 \times 2^{10} \text{ Byte} = 2^{8+2+10} = 2^{20} \text{ Bytes} \\ = 1 \text{ MB} = 20 \text{ Bits.} \quad (\frac{1 \text{ MB}}{1 \text{ Byte}})$$

$$\Rightarrow \text{Physical address} = \frac{1 \text{ MB}}{64 \text{ KB}} = 64 \times 4 \text{ KB} = 2^8 \times 2^{10} = 2^{18} \\ = 18 \text{ Bits.}$$

Note ① A special data structure called frame table is maintained by MMU to indicate the free & available frames in the main memory

② To protect the memory from illegal physical address generation, one additional bit (valid/invalid) is attached to each entry of the page table. Before calculating the physical add. of corresponding logical address, the valid/invalid bit is checked. If the reference is set to valid, P.A will be generated else the reference will be trapped because of wrong address generation.

05/12/2019 Translation Lookaside Buffer (TLB)

→ In paging, two memory cycle are required to access any part of the memory. With this approach, the access time of instruction increases drastically to twice which causes major delay & this delay is untolerable under certain circumstances.

→ To reduce this access time, by reducing the effective memory cycles, a small fast lookup hardware cache called TLB is used. The TLB is associative high speed mem. & each entry of TLB consists of two values - page no. & frame no.

Q. If free frame is available

- Allocate page to one of the free frame

- Update frame table

- Update page table and set bit to valid

- Follow 1a

(page requested by CPU, not found in memory)

Q. If free frame is not available

- Select victim page by applying page replacement algo.

- Send victim page to backing store

- Update page table and set current

- Pending list to forward

- Update frame table as one frame is free now

- follow 2a.

⇒ The process of loading the page into memory on demand, when even page fault occurs, is known as demand paging.

* Performance of Demand Paging

Let P be the probability of page fault ($0 \leq P \leq 1$).

$$EAT = (1-P) \times \text{Mem. Access Time} + P \times (\text{Page fault service time})$$

Q. Let the page fault service time is 10 nsec in a computer, with avg. memory access time being 20 nsec. If 1 page fault is generated, every 10⁶ memory access, what will be EAT for the memory?

$$\rightarrow 1 \text{ nsec} = 10^{-9} \text{ sec} = 10^7 \text{ nsec} = 10 \text{ nsec}$$

$$P = 1/10^6$$

$$EAT = (1 - 10^{-6}) \times 20 \times 10^9 + 10^{-6} \times 10 \times 10^9 \quad (20 \text{ nsec} \text{ for access}, 10 \text{ nsec for fault})$$

$$EAT = 20 + 10 = 30 \text{ nsec}$$

• Page Replacement is a process of swapping out an existing page from the frame of main memory & replacing it with the required page. It occurs when all the frames of the main memory are already occupied.

• A good page replacement algo. minimizes the page fault.

MCU
FIFO
LRU
MFU
MBFU
LFU

- random
- optimal
- LIFO

(a) FIFO - Oldest page in the memory will be replaced

Q. Consider the following reference string and calculate the no. of page fault (Hit Ratio & Miss Ratio), on a physical memory of 3 frames

x 7012, 0304, 2303, 2120, 1701
= 701 R=2 P=0 R=3 P=3 R=0 R=4 R=2 R=3

Frame → Page Reuse &
but in FIFO frame →
→ Belady's

7 2 2 2 4 4 4
0 0 3 3 2 2 2
1 1 1 1 0 0 0
R=3 P=1 P=25 R=6 P=2 R=8 R=1
R=0,3,2 R=1 R=2,0,1 R=2 R=0 R=1

0 0 1 1 3 3 3
2 2 1 1 2 2 2
3 3 0 0 1 1 0
R=10 R=11 R=12 R=33 R=14 R=15

Page fault = 15
Hit Ratio = 5/20 = 25%
Miss Ratio = 15/20 = 75%

(b) LRU - 7012, 0304, 2303, 2120, 1701

R=7 P=1 R=2,0 R=3,0 R=4 R=2 R=3 R=9,3,2 R=1,2 R=0,1 R=2,1,0,1

7 2 2 4 4 0 1 1 1 1
0 0 3 0 3 3 2 2 2 2
1 1 1 0 1 3 2 2 2 0
R=3 P=1 P=4 R=5 R=6 R=7 R=8 R=9 R=10 R=11
R=12

Page fault = 12
Hit Ratio = 8/20 Miss Ratio = 12/20

Note - In FIFO page algorithm, an unexpected result occurs

It is generally seen that by increasing the no. of frames in main memory, the no. of page fault must be reduced, but in certain references of FIFO page replacement, this condition violates & no. of page fault increases with the increase of no. of frames within the memory ⇒ BELADY'S ANAMOLY

H.W.
→ 1 2 3 4 1 2 5 1 2 3 4 5 (3,4)

Q. The address sequence generated by running a particular program executing in a pure demand paging system with 100 records per page with one free main memory frame is recorded as follows. What will be the no. of page faults.

(1) 000, 000, 0100, 0200, 0430, 0499, 0570, 0530, 0560, 012
 P0 = 000-111 0220, 0240, 0260, 0320, 0370.

= 1, 2, 4, 4, 5, 5, 1, 2, 2, 3, 3 ✓ → page fault
 X → no page fault


⇒ Total Page faults = 7

• MFT Ratio → 8/13

• Miss Ratio → 10/13

(2) 121012 11 emit, then leave, p not free, replace now
 (3) Optimal - 7012 0304 2303 2120 170 (No queue)

R=7, P=1 R=2, 0 R=3 R=0 R=4, 2, 3 R=0



Hierarchical Paging (Multi-level Paging)

- Inverted Page Table

- Threading

10/12/09 Segmentation (memory not divided
 (i.e. is record)

→ It is a memory management technique in which each process is divided into several segments of diff. sizes.

→ Segment is mem. management technique in which variable size chunks can be allocated to a process part and each chunk is called a segment.

→ Each process maintains a table that stores information about each segment of the process. It has 3 columns.


(i) Segment No. by 1st column

(ii) Base / Starting Address of the segment. by 2nd column

(iii) Limit / length of the segment by 3rd column

→ Segment table is stored as separate segment

→ Segment table base register stores the base address of the segment that



Q. Consider the following segment table.

Segment No.	Base	Length
0	1219	700
1	2350	14
2	490	100
3	1327	520
4	1952	96

→ Which of the following logical address will produce trap addressing? (0,430), (4,11) (2,100), (3,425), (4,135)

$$1. 430 < 700 \Rightarrow \text{correct address} = 1219 + 430 \quad (\text{Base} + \text{offset}) \\ = 1649 \quad (\text{P.A.})$$

$$2. 11 < 14 \Rightarrow \text{Correct address} = 2300 + 11 \\ \Rightarrow 2311 \quad (\text{P.A.})$$

2. 100 & 100 \Rightarrow Trap

$$3. 425 < 580 \Rightarrow \text{correct address} = 1327 + 580 = 1907 \quad (\text{P.A.})$$


$$4. 95 < 96 \Rightarrow \text{correct address.} = 1952 + 95 = 2047 \quad (\text{P.A.})$$

Overlays

- The main problem of fixed partitioning is the size of program has to be limited by maximum size of the partition.
- In order to solve this problem, the concept of overlay was introduced. It states that whenever a process is running, it will not use the complete program at the same time & will use some portion of the prog. at that time.
- The portion needed into memory is loaded when required & is unloaded when it completes execution.
- Overlay is a technique to execute the program, of size bigger than main memory.

For ex. Consider a program of 300 KB & an overlay manager of 20 KB. The program would be divided into 4 portions of 80, 80, 80 & 60 KB, since overlay manager will run all the time.

Q. Consider an overlay tree. What will be the size of partition in physical memory to load & run this program?



$$\text{RCG} = 14 \\ \text{RBF} = 10 \\ \text{RAD} = 12 \\ \text{RAE} = 14 \\ \text{Am} = 14 \text{ KB}$$

partition size $\geq 14 \text{ KB}$.

File Management System

- A file is a named collection of related information that is recorded on secondary storage.
- A file is a sequence of bits / bytes or records whose meaning is defined by the creator & the user.

* File Attributes

- Name, id

* File Extension

- Executable: exe, com, bin.
- Batch: bat, sh

File Operations

- A file is an abstract data type.

* File Access Methods

(1) Sequential Access

- Used to read and write data sequentially.
- Non-Random Access
- Very slow access mechanism.
- 4 Operation (Read next, Write next, rewind, forward.)
- Long term durable (Used for long term storage & backup)
- Method used in magnetic tapes.

(2) Direct Access

- Reading And Writing Start in any order.
- Locating a data item is easier.
- Random approach
- faster access mechanism
- Used as primary method of storage
- Used for floppy disk, & CD, hard disk.

(3) Index Sequential

- This method is built upon sequential access
- An index is created for each file which contains pointers to various blocks.
- Index is searched sequentially & its pointer is used to access the file directory.

* File Allocation Mechanism

- A single continuous set of blocks is allocated to a file at the time of creation, thus this is pre-allocation strategy.
- The file allocation table (FAT) needs to enter starting block & the length of file.

Disadvantage

- Internal fragmentation occurs making it difficult to find contiguous block of memory of sufficient length.

(2) Linked List Allocation (Non-contiguous)

- Allocation is on individual block basis
- Each block contains a pointer to the next block in the chain.
- File Table will have entry of starting block & length of file.
- Any free block can be added to the chain if required, & the block need not to be in contiguous.
- Expansion or shrinking in the file size is always possible if free disk blocks are available.

Disadvantage — Overhead of maintaining pointers of any block.

(3) Indexed Allocation

- Solves the problem of both contiguous & linked list allocation.
- A file allocation table contains a separate one level index for each file.
- The index has one entry for each block allocated to file.
- This algorithm supports both sequential & direct access.

Free-Space Management

- Disk space is limited
- Necessary to reuse the available space (free space) when files are deleted for new files.

(1) ~~Allocated~~-Vector - Bit-Vector

- To keep track of free disk space, free list is maintained by the system.
- The free space list is implemented as bit map / bit vector

If the block is free, bit ≥ 1
block is allocated, bit ≥ 0


Ex. Let a memory block of 8 bytes, 6, 8 are free among 10 blocks, the bit vector will be $\Rightarrow 0101110100$

(2) Free-Block List

- Each block is assigned a number sequentially and the list of number of all free blocks is maintained in free reserved block of the disk.

(3) Freed-List Free Space


- Original approach, that linked together all the free disk blocks.



When, 2, 4, 6, 7, 8, 9, 13, 16
are freed;

Grouping

- The address of n free blocks are stored in the first cell of free block.



(17)



(16)



(15)



(14)



(13)

(12)

(11)