

CS204 : Computer Architecture

Course Project



Team Members :

- Tanuj Maheshwari - 2019CSB1125
- Aman Battan - 2019EEB1139
- Solanki Dhruv - 2019CSB1122
- Dhiresh Kumar Singh - 2019CSB1255
- Sudhanshu Kumar - 2019CSB1123



Project Overview

Aim of the Project - To build a simulator for the machine level execution of 32bit RISC-V ISA using a high level language.

The execution of each instruction is completed after going through the five stages as described in the RISC-V architecture.

Language/Technologies Used

The project is entirely in python (version 3), with no external modules/libraries.

Implementation Description

The program takes the input from the .mc file (in the required input format), and the instructions are executed as per their functional behaviour.

The text and the data segments are stored separately, and then, the execution goes through the following steps :

1. **Fetch** - Each instruction is fetched from the memory according to the address in PC, and written into IR. It is also determined if the instruction is the end of execution instruction or a wrong instruction.
2. **Decode** - In this stage, immediate value and control signals are generated. Also, register values are read from the register file and appropriate outputs are generated based on control signals to be given as inputs to ALU.
3. **Execute** - All ALU operations are performed in this stage, including generating effective addresses. Also, the PC is updated in this stage as opposed to the fetch stage because jump/branch instructions are possible only by following this description.
4. **Memory Access** - In this step, Memory is read and written according to the given instruction. The MemoryUnit module consists of both instruction and data memory, which are accessed separately.

5. **Register Update** - Also known as writeback stage, this is where the destination register is updated in the register file with the appropriate value.

● Logical Units

The main logical units/blocks that form the datapath :-

1. **Control Unit** - This module generates the different control signals which are required for working of the datapath module. Then, these control signals are fed as input to the different MUXes. The signals are :-
 - **MuxRs1** - If the select line is 0, return 5 bits corresponding to register number rs1, else if it is 1, return 5 bits corresponding to register rd. (used for implementing lui instruction)
 - **MuxA** - If the select line is 0, it selects value in RA, else it selects the value of PC. (used for implementing auipc instruction)
 - **MuxB** - If the select line is 0, return contents of RB as output, else if it is 1, select the immediate value.
 - **MuxY** - Selects return address if MuxY = 2, else if its value is 1, select data from MDR as input else select RZ(alu output) if it is zero.
 - **MuxPC** - If its value is 1, select PC+4 or PC+imm as input else select RA(return address) as new PC value.
2. **Memory Unit** - This module includes five subfunctions :-
 - **Prog_Load** - This functions loads the complete instructions set in the Memory following the Little Endian set of architecture. Also, it makes the memory byte addressable.
 - **Ins_Load** - This loads individual instructions in the memory. This function also shows error whenever the PC is out of range, or not a multiple of 4.
 - **Mem_write** - This function is used to write something on the memory. Also, the address of memory should be between the range (0x0000000,0x7fffffff). It writes the data provided in the MDR to address in MAR.
 - **Mem_read**¹ - It will read the data available at the address pointed by the MAR and store that into the MDR for further use.
 - **display_status** - This function is used to print the data available in any part

¹ Note that while loading single byte or halfword into registers, they are not sign extended

of the memory during the execution of the program. We can also input the address at which we want to see data , provided it lies in the given range.

→ For phase 3, there are 2 memory units implemented, one without cache memory, other with cache memory (one level N-way set associative I\$ and D\$, with write through and no write allocation policy). The input configurations for both I\$ and D\$ can be entered when prompted.

3. **ALU** - The arithmetic and logic unit is the heart of the execute state. All the arithmetic instructions, like add, sub, mul, div, and, or, etc are conducted by this unit. It uses the **basic_functions** & **ALU_utility_functions** modules for working, where each arithmetic instruction is executed in a bit-by-bit fashion (ripple carry adder for add, two's complement for sub, etc). The ALU also provides the control signal for MuxINC to IAG for conditional branch instructions.
4. **IAG** - The Instruction Address Generator unit updates the value of the PC based on control signals given by the control unit and ALU. It also maintains a register PC_temp which is then passed on to MuxY as an input.
5. **Register File** - The register file maintains the registers x0 to x31, and reads/updates their values accordingly. This module is active in the Decode and the WriteBack stage.
6. **[Data] Hazard Detection Units** - The hazard detection unit for both forwarding (data_hazards_f.py) and non-forwarding (data_hazards_nf.py) procedures are part of logical units. These units give the number of stalls and/or control signals for forwarding paths during the decode stage of each cycle after detection of data hazards.

• Helper Functions

These functions help the main logic functions to do the required tasks-

1. **ALU Functions** - These are the functions required by the ALU unit to perform the ALU operations. It includes functions like `bin_add`, `bin_sub`, etc. which takes 2 binary inputs and one boolean input (to check for signed) and gives the required binary output after performing the ALU operation.
2. **Basic Functions** - It contains functions required for basic operations on input data. It includes-
 - **extend_to_32_bits** - It converts the input binary instruction to its 32 bit signed or unsigned extended value.
 - **unsigned_extend** - It performs an unsigned extension.
 - **hex_to_bin** - It converts the hexadecimal instruction into binary string.
 - **twos_complement** - It performs 2's complement of the binary string.
 - **bin_to_dec** - It converts the binary string into decimal number.
 - **dec_to_bin** - It converts decimal to binary string.
3. **MC_to_dict** - This function converts the given `instructions.mc` file to a dictionary of instructions in which Address (byte-wise) is the key and Machine Code is the value corresponding to key.

Inter stage Buffers

These are the buffers used to keep data of unfinished instructions. These buffers work just like a D-flip flop, which keeps the data stored in it until the next cycle.

Branch Target Buffer

This buffer will store the address of control instructions along with the target address(if taken) for each instruction. These buffers are indexed using the Program Counters(PCs) of control instructions.

Non-Pipelined Execution

In this step, all the 5 stages i.e. fetch, decode, execute, memory access and register update are executed first, then moves to the next instruction. Hence, one instruction takes 5 cycles to get executed.

	Cycle														
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Fetch	A					B					C				
Decode		A					B					C			
Execute			A					B					C		
Memory				A					B					C	
Write					A					B					C

Source : [Google](#)

Pipeline Execution

Pipelined execution decreases execution time and also increases the efficiency of hardware.

The simulator can execute all the 5 stages at same time (but only one stage for one instruction).

	Cycle						
	1	2	3	4	5	6	7
Fetch	A	B	C				
Decode		A	B	C			
Execute			A	B	C		
Memory				A	B	C	
Write					A	B	C

Source : [Google](#)

From the above image, we can see that as soon as the 1st instruction reaches the decode stage, fetching of the 2nd instruction takes place. Hence, throughput of the program increases by many folds.

Our simulator will be able to switch between pipelined and non-pipelined execution, as requested by the user.

Data Hazard

Data hazard occurs when data dependency exists between different instructions. This will affect the working of a pipelined simulator. Hence, we took some measures to overcome data hazard. First, this hazard will be detected by a hazard detection unit. Then, we took two measures to handle this:

1. **Stalling** - After detection of data dependency, the pipeline will stall for one or cycles depending on the type of data dependency.

For example: *add x1, x2, x3*

sub x4, x1, x5

In this case, the simulator will detect the data hazard due to register x1 in the Decode stage, and hence it stalls until an updated value of x1 is available.

2. **Data Forwarding** - To overcome data hazard, we can also use data forwarding. This is achieved by using inter-stage buffers. Forwarding paths provided by simulator are:

- a. E to D
- b. E to E
- c. M to D
- d. M to E
- e. M to M

Control Hazard

We encounter control hazards in case of branch instruction. To handle control hazards, we used a static branch predictor. We achieved this branch prediction using a Branch Target Buffer. In case of a hit, it just goes to the predicted branch and in case of a miss, the simulator will just flush the pipeline.

In this project, we are using BTFNT (Backward Taken, Forward Not Taken) branch

predictor (jumps always taken). For this project, flushing the pipeline is implemented by inserting a NOP instruction (add x0, x0, x0) in place of the wrong instruction fetched.

Cache Memory

Cache is Static RAM (SRAM) based memory technology in which each cell is made up of 6 transistors. It is called 'Static' because it does not need refresh to retain cell state.

A cache is basically a collection of blocks, in which each block is a collection of words.

Working of Cache :

Upon receiving a address from the processor, the control circuitry in cache will compare this address with the tag array,


- If there is a match, it's called Hit.
- Else, called cache miss.

If it is hit, the controller will access the data array and send a copy to the process, else for a miss, the controller will forward this address to the next level.

n-way Set Associative Cache

Associativity means the number of cache blocks mapped to the same set.

Detailed working shown below :



Source - Lecture Slides

I/O Details and Terminal Interface

The input of the simulator would be the **instructions.mc** file with the following format:

<PC> <space> <machine_code_of_instruction> [<space> <comments>]

...

<PC> <space> 0xFFFFFFFF [<space> <comment>]

<blank_line>

<Address> <space> <data_to_be_stored> [<space> <comments>]

...

An example is stated below :-

```
0x0 0x0900006F #comment1
0x4 0x00200293 #comment2
0x8 0x0055D463
...
0xcc 0x00500013
0xd0 0xFFFFFFFF #End of Text segment

0x10000000 0x5 #comment3
0x10000004 0x7
...
```

The instruction **0xFFFFFFFF** would signify the end of the text segment.

The data segment of the code would be present before the starting or after the end of the text segment.

After running the program, the instructions would be implemented one-by-one starting from the first instruction.

At the start, the user would be given a choice to set 6 knobs as per his/her requirements. For eg, the user may enable or disable pipelining by setting the Knob1 to 1 or 0. Similarly different Knobs would unleash different functionality/features. By entering '1', they can be enabled & by entering '0' they can be disabled. If pipelining is disabled then, Knobs 3,4 & 5 would be disabled by default.

In the terminal, it would be shown as:-

```
KNOB 1 :- Pipelining? (1 for yes, 0 for no) : 1
KNOB 2 :- Data Forwarding? (1 for yes, 0 for no) : 1
KNOB 3 :- Show Reg file? (1 for yes, 0 for no) : 0
KNOB 4 :- Show Pipeline Buffers? (1 for yes, 0 for no) : 1
KNOB 5 :- Show Pipeline Buffers for specific inst.? (inst no. for yes, 0 for no) : 0
KNOB 6 :- Use Caches? (1 for yes, 0 for no) : 1
```

If **Knob 1** is enabled then the work would be done via pipelined execution, else it would work in non-pipelined fashion.

If **Knob 2** is to set Data Forwarding. If it is disabled, then the pipeline would work only by stalling in case of data hazards.

After setting the knobs, for every instruction the user would be given a choice to:

- 1. Run the complete code and skip to the end**
- 2. To step to the next instruction**
- 3. Inspect the memory**
- 4. Skip a certain number of clock cycles.**

In the terminal, it would be shown as:-

```
Enter an integer according to your choice below :-
a) Enter 0 to run the code and skip to end
b) Enter 1 to step to next instruction
c) Enter -1 to inspect memory
d) Enter any other integer to skip that many clock cycles

Enter the number :-
```

If the user requests to step to the **next instruction** or **skips some instructions**, then on the bases on the Knobs set, the register file or the pipeline buffers would be displayed.

For example, if “Show Reg file?” was enabled (i.e., **Knob 3** was enabled) then the register file would be displayed as follows:-

Register File status after clock cycle 12 :-

```
x 0 :- 0x0
x 1 :- 0x0
x 2 :- 0x7ffffff0
...
...
x 31 :- 0xface
```

If “Show pipeline buffers?” was enabled (i.e., **Knob 4** was enabled) then the interstage buffers would be displayed. For example:-

Inter Stage Buffer values are as follows :-

```
F-D buffer :- {'active_state': True, 'instruction': '00001001000000000000000001101111',
'PC_val': '00000000000000000000000000000000'}

D-E buffer :- ...
E-M buffer :- ...
M-W buffer:- ...
```

If both were enabled then both would be displayed.

If the **Knob 5** is enabled, then each time the instruction is in any of the five stages (or being stalled), the corresponding values of interstage buffers would be displayed.

By enabling **Knob 6**, specifications for Instruction Cache and Data Cache such as Instruction Cache Size, Instruction Cache Block Size, Number of ways for Instruction Cache, Data cache Size, Data Cache Block Size & Number of ways for Data Cache can be provided.

The user can provide these parameters by enabling **Knob 6**, and entering them in their respective fields as follows:-

Instruction Cache Size (in Bytes):- 2048
Instruction Cache Block Size (in Bytes):- 128
Number of ways for I\$:- 2

Data Cache Size (in Bytes):- 1024
Data Cache Block Size (in Bytes):- 64
Number of ways for D\$:- 2

If the user wants to run the code and **skip to the end**, then the Final Register File would be displayed along with the total number of clock cycles. For example:-

Final Register File status (total 400 clock cycles, including terminating instruction):-

x 0 :- 0x0
x 1 :- 0xa4
x 2 :- 0x7ffffff0
...
...
x 31 :- 0xcafe

The user can also **inspect the memory** status after any clock cycle, or after the end of execution. The user can jump at an address of his/her choice. For example :-

Want to inspect memory (y/n)? y

Jump to address (hex) :- 0x10000014

Address	+0	+1	+2	+3
0x10000028	04	00	00	00
0x10000024	05	00	00	00
0x10000020	06	00	00	00
0x1000001C	07	00	00	00
0x10000018	08	00	00	00
0x10000014	09	00	00	00
0x10000010	00	00	00	00
0x1000000C	00	00	00	00
0x10000008	00	00	00	00
0x10000004	00	00	00	00
0x10000000	00	00	00	00

At the end of the simulation, the various stats would also be displayed as follows:-

Stats :

Total cycles :- 1482
Total instructions executed :- 730
CPI :- 2.03013698630137
Data Transfer instructions executed :- 128
ALU instructions executed :- 427
Control instructions executed :- 175
Total Stalls (Stalls + Flushes) :- 748
Number of Data Hazards :- 345
Number of Control Hazards :- 121
Branch Mispredictions :- 121
Stalls due to data hazards :- 627
Stalls due to control hazards :- 1

Along with these stats, the stats involved in the Cache model will also be displayed. An example is shown below:-

Stats :

I cache access :- 925 (all read)
I cache misses :- 4 (all read)
D cache access:- 128 (92 read, 36 write)
D cache misses:- 21 (3 read, 18 write)

After the execution of the code, an output file **logs.txt** would be generated inside the folder **output_dump**. This file would display the values of registers associated with each stage of instruction execution for each clock cycle. For example :-

Clock cycle 1 :-

Fetch:

PC : 0x00000000

IR : 0x0900006f

Decode:

RA : 0x00000000

RB : 0x00000000

Execute:

RZ : 0x00000000

PC : 0x00000090 (for next instruction)

Memory Access:

MAR : 0x00000000

MDR : 0x00000000 (before memory access)

MDR : 0x00000000 (after memory access)

Write Back:

RY : 0x00000004

The simulator can handle the following set of instructions :-

- R Format Instructions :- add, and, or, sll, slt, sra, srl, sub, xor, mul, div, rem
- I Format Instructions :- addi, andi, ori, lb, lh, lw, jalr
- S Format Instructions :- sb, sw, sh
- SB Format Instructions :- beq, bne, bge, blt
- U Format Instructions :- auipc, lui
- UJ Format Instructions :- jal

And the special instruction 0xFFFFFFFF that would signify end of text segment
