



# Weekly Progress Report

***Project: TinyML-Based Project on FPGA Board with RISC-V Core***

**Name:** Aman Chauhan

**Branch:** Btech. Computer Science and Engineering (CSE Core)

**Roll Number:** 22BCE0476

**College:** Vellore Institute of Technology, Vellore

**Mentor:** Dr. Sudip Roy

***Week: 3rd report***

***Date: 6th May 2025***





# RVFPGA TRACE USAGE

## 1. Simulation-Specific SoC Configuration

The `rvfpgasim.v` top module configures the SweRVolf SoC for tracing by:

- Instantiating the core `swervolf_core` with simulation-only memory interfaces [17](#)
- Disabling ViDBo and Pipeline features via parameter settings (`ViDBo=0`, `Pipeline=0`) [17](#)
- Exposing internal buses and control signals to Verilator's tracing infrastructure [5](#)

## 2. Cyclic Signal Capture Mechanism

The `tb.cpp` driver implements a precise simulation loop that:

- Toggles the main clock every iteration (half-cycle resolution) [59](#)
- Triggers Verilator's VCD tracing on each positive clock edge [58](#)
- Captures all hierarchical signals through `trace->dump()` calls [910](#)


## 3. Interactive Waveform Analysis

GTKWave enables deep inspection of the `trace.vcd` through:

- Hierarchical signal grouping using preconfigured TCL scripts [69](#)
- Time-aligned views of pipeline stages and peripheral registers [710](#)
- Custom value translators for RISC-V instructions and CSRs [10](#)

[illegible]

# GTK Wave WIN62bit version





# RVFPGA whisper Usage

## 1. Functional Simulation Without Hardware

Whisper allows users to run and debug RISC-V assembly and C code entirely in software, simulating the behavior of the SweRV EH1 core without requiring physical hardware or an FPGA[351](#).

## 2. Interactive Debugging and Inspection

Users can single-step through code, inspect and modify RISC-V registers, and access simulated system memory. This interactive mode is especially useful for debugging and understanding program execution at the instruction level[152](#).

## 3. Golden Model for Verification

Whisper can run in lock-step with a Verilog simulator, serving as a reference ("golden model") to verify the correctness of hardware implementations after each instruction of a test program[153](#). This is valuable for ensuring that hardware designs

faithfully execute intended software behavior



```
extra_script.py  AL_Operations.S  PIO Home  firmware.dis  test.tcl  README.rst  platformio.ini x
platformio.ini
12 board = swervolf_nexys
13 framework = wd-riscv-sdk
14
15 monitor_speed = 115200
16
17 debug_tool = whisper
18
19
20 #RVfpga-Nexys
21 board_build.bitstream_file = /home/rvfpga/RVfpga/src/rvfpganexys.bit
22
23
24 #RVfpga-ViDBo
25 board_debug.verilator.binary = /home/rvfpga/RVfpga/Simulators/verilatorSIM_ViDBo/OriginalBinaries/RVfpga-ViDBo_Ubuntu22
26
27 #RVfpga-Pipeline
28 board_debug.verilator.binary = C:/Users/Admin/Desktop/Aman/RVfpga_v2/Simulators/verilatorSIM_Pipeline/OriginalBinaries/BinariesWindows/RVfpga-Pipeline_Windows.exe
29 #RVfpga-Trace
30 board_debug.verilator.binary = C:/Users/Admin/Desktop/Aman/RVfpga_v2/Simulators/verilatorSIM_Trace/OriginalBinaries/BinariesWindows/RVfpga-Trace_Windows.exe
31
32 build_unflags = -Wa,-march=rv32imac -march=rv32imac
33 build_flags = -Wa,-march=rv32im -march=rv32im
34 extra_scripts = extra_script.py
35
36
```





# Compiler C program Using whisper

- **1. Functional Simulation Without Hardware**


Whisper is a RISC-V instruction set simulator that allows you to run and debug RISC-V assembly and C programs entirely in software, without requiring physical hardware or an FPGA. This is ideal for verifying program logic and debugging before deploying to hardware[124](#).

- **2. Interactive Debugging Capabilities**

Whisper provides an interactive mode where users can single-step through code, inspect and modify registers, and examine simulated system memory. This makes it a powerful tool for learning, development, and troubleshooting at the instruction level[125](#).

- **3. Integration with RVfpga Workflow**

Whisper is integrated into the RVfpga toolchain and can be used alongside other simulation tools (such as RVfpga-Trace and RVfpga-Pipeline) to provide a comprehensive software simulation environment. This enables users to complete all RVfpga labs and experiments in simulation, even if they do not have access to an FPGA board[345](#).



The screenshot shows the Visual Studio Code editor interface. The Explorer panel on the left displays a project structure with folders like .pio, .vscode, include, lib, and src. The file DisplaySwitches.c is selected in the src folder. The main editor window shows the code for DisplaySwitches.c, which includes memory-mapped I/O addresses, defines for GPIO\_Sws, GPIO\_LEDs, and GPIO\_INOUT, and a main function that reads a switch value and writes it to an LED.


```
Project1 > src > C DisplaySwitches.c > main(void)
1 // memory-mapped I/O addresses
2 #define GPIO_Sws 0x80001400
3 #define GPIO_LEDs 0x80001404
4 #define GPIO_INOUT 0x80001408
5
6 #define READ_GPIO(dir) (*(volatile unsigned *)dir)
7 #define WRITE_GPIO(dir, value) { (*(volatile unsigned *)dir) =
8
9 int main ( void )
10 {
11     int En_Value=0xFFFF, switches_value;
12
13     WRITE_GPIO(GPIO_INOUT, En_Value);
14
15     while (1) {
16         switches_value = READ_GPIO(GPIO_Sws); // read value on swi
17         switches_value = switches_value >> 16; // shift into lower
18         WRITE_GPIO(GPIO_LEDs, switches_value); // display switch v
19     }
20
21     return(0);
22 }
```




# Tiny ML model

- **Objective:** To classify images of digits 0 and 1 using a TinyML-compatible model.
- **Tool Used:** Edge Impulse
- **Approach:** Transfer Learning for image classification.

**Fig: Collection of the dataset(through mobile phone as secondary device)**



# Dataset Collected at Edge Impulse



The screenshot displays the Edge Impulse web interface for a project named "PawanCoder786 / PawanCoder786-project-1". The interface is divided into several sections:



- Left Sidebar:** Contains navigation links for Dashboard, Devices, Data acquisition, Experiments, EON Tuner, Impulse design, and an Upgrade Plan section.
- Top Bar:** Shows the project name, a "PERSONAL" tag, and the target device "Raspberry Pi 5".
- Dataset Overview:** A summary card showing "DATA COLLECTED 52 items" and a "TRAIN / TEST SPLIT 79% / 21%".
- Dataset Grid:** A grid of image samples labeled "LABEL: 1". The first row shows three samples with IDs 1.5ss0fc64, 1.5ss0f3r7, and 1.5ss0f0ju. The second row shows three more samples with IDs 1.5ss0et6f, 1.5ss0em97, and 1.5ss0e6h8.
- Collect data Panel:** A configuration panel on the right for collecting new data. It includes a "Device" dropdown (currently showing "No devices connected"), a "Label" input field (set to "no.1"), a "Sample length (ms.)" input field (set to "5000"), a "Sensor" dropdown, and a "Frequency" dropdown. A "Start sampling" button is at the bottom.
- RAW DATA:** A section at the bottom right showing the raw data ID "1.5ss0fc64" and a "Resume tutorial" button.

# Impulse design (create impulse)



The screenshot displays the Edge Impulse web interface for creating a new impulse. The top navigation bar includes the 'EDGE IMPULSE' logo, the user profile 'PawanCoder786 / PawanCoder786-project-1', and the target device 'Target: Raspberry Pi 5'. The left sidebar contains navigation links: Dashboard, Devices, Data acquisition, Experiments, EON Tuner, and Impulse design. The 'Impulse design' section is expanded, showing 'Create impulse' as the active option, with sub-options for 'Image' and 'Transfer learning'. Below the sidebar, there is an 'Upgrade Plan' section with a 'View plans' button. The main workspace is titled 'Impulse #1' and contains a description: 'An impulse takes raw data, uses signal processing to extract features, and then uses a learning block to classify new data.' The workspace is divided into four colored blocks: 1. 'Image data' (red) with input axes 'image', 'image width' (96), 'image height' (96), and 'Resize mode' (Fit shortest). 2. 'Image' (white) with name 'Image' and input axes 'image'. 3. 'Transfer Learning (Images)' (purple) with name 'Transfer learning', input features 'Image' (checked), and output features '2 (0, 1)'. 4. 'Output features' (green) with output features '2 (0, 1)'. A 'Save Impulse' button is located at the bottom right of the workspace. A 'Resume tutorial' button is also visible at the bottom right.

# Feature Explorer (Data Visualization)





# Training of dataset(for 20 epochs,dataset-56 images)

## Training output

```
1.0000 - 499ms/epoch - 499ms/step
epoch 10/10
/1 - 0s - loss: 0.0805 - accuracy: 1.0000 - val_loss: 0.0805
1.0000 - 480ms/epoch - 480ms/step
Finished training
```

```
Saving best performing model... (based on validation accuracy)
Saving model...
Saving best performing model OK
```

```
Converting TensorFlow Lite float32 model...
Attached to job 34057611...
Converting TensorFlow Lite int8 quantized model...
```

### Neural Network settings

#### Training settings

Training processor ?

CPU

#### Advanced training settings

#### Neural network architecture

Save

```
1
2 import math, requests
3 from pathlib import Path
4 import tensorflow as tf
5 from tensorflow.keras import Model
6 from tensorflow.keras.models import Sequential
7 from tensorflow.keras.layers import (
8     Dense, InputLayer, Dropout, Conv1D, Flatten, Reshape, MaxPooling1D,
9     BatchNormalization,
10     Conv2D, GlobalMaxPooling2D, Lambda, GlobalAveragePooling2D)
11 from tensorflow.keras.optimizers.legacy import Adam, Adadelta
12 from tensorflow.keras.losses import categorical_crossentropy
13
14 sys.path.append('./resources/libraries')
15 import ei_tensorflow.training
16
17 WEIGHTS_PATH = './transfer-learning-weights/keras
18     /mobilenet_v2_weights_tf_dim_ordering_tf_kernels_0.35_96.h5'
19
20 # Download the model weights
21 root_url = 'https://cdn.edgeimpulse.com/'
22 p = Path(WEIGHTS_PATH)
23 if not p.exists():
```

# Google Collab Code(Main parameters)

```
INPUT_SHAPE = (96, 96, 3)
```

## # Load the base model

```
base_model = tf.keras.applications.MobileNetV2(  
    input_shape=INPUT_SHAPE,  
    alpha=0.35,  
    weights=WEIGHTS_PATH  
)  
base_model.trainable = False
```

## # Build the model

```
model = Sequential()  
model.add(InputLayer(input_shape=INPUT_SHAPE, name='x_input'))  
last_layer_index = -3  
model.add(Model(inputs=base_model.inputs,  
    outputs=base_model.layers[last_layer_index].output))  
model.add(Reshape((-1, model.layers[-1].output.shape[3])))  
model.add(Dense(16, activation='relu'))  
model.add(Dropout(0.1))  
model.add(Flatten())  
model.add(Dense(classes, activation='softmax'))
```



## # Training configuration

```
BATCH_SIZE = args.batch_size or 32
EPOCHS = args.epochs or 20
LEARNING_RATE = args.learning_rate or 0.0005
ENSURE_DETERMINISM = args.ensure_determinism
if not ENSURE_DETERMINISM:
    train_dataset = train_dataset.shuffle(buffer_size=BATCH_SIZE * 4)
prefetch_policy = 1 if ENSURE_DETERMINISM else tf.data.AUTOTUNE
train_dataset = train_dataset.batch(BATCH_SIZE, drop_remainder=False).prefetch(prefetch_policy)
validation_dataset = validation_dataset.batch(BATCH_SIZE, drop_remainder=False).prefetch(prefetch_policy)
callbacks.append(
    BatchLoggerCallback(BATCH_SIZE, train_sample_count, epochs=EPOCHS, ensure_determinism=ENSURE_DETERMINISM)
)
```

## # Compile and train model

```
model.compile(
    optimizer=tf.keras.optimizers.Adam(learning_rate=LEARNING_RATE),
    loss='categorical_crossentropy',
    metrics=['accuracy']
)
model.fit(
    train_dataset,
    validation_data=validation_dataset,
    epochs=EPOCHS,
    verbose=2,
    callbacks=callbacks
)
```

```
•print("\nInitial training done.\n")
```

```
•# Fine-tuning configuration  
•FINE_TUNE_EPOCHS = 10  
•FINE_TUNE_PERCENTAGE = 65  
•print(f'Fine-tuning best model for {FINE_TUNE_EPOCHS} epochs...\n')
```

### •# Load best model from initial training

```
•model = ei_tensorflow.training.load_best_model(BEST_MODEL_PATH)
```

### •# Calculate fine-tuning start layer

```
•model_layer_count = len(model.layers)  
•fine_tune_from = math.ceil(model_layer_count * ((100 - FINE_TUNE_PERCENTAGE) / 100))
```

### •# Enable training on base model

```
•model.trainable = True  
•for layer in model.layers[:fine_tune_from]:  
•    layer.trainable = False
```

### •# Compile and train (fine-tune)

```
•model.compile(  
•    optimizer=tf.keras.optimizers.Adam(learning_rate=0.000045),  
•    loss='categorical_crossentropy',  
•    metrics=['accuracy']  
•)
```

```
•model.fit(  
•    train_dataset,  
•    epochs=FINE_TUNE_EPOCHS,  
•    verbose=2,  
•    validation_data=validation_dataset,  
•    callbacks=callbacks,  
•    class_weight=None  
•)
```

# Model Performance



## Last training performance (validation set)



ACCURACY  
55.6%



LOSS  
0.55

## Confusion matrix (validation set)

	0	1
0	50%	50%
1	40%	60%
F1 SCORE	0.50	0.60

## Metrics (validation set)


METRIC	VALUE
Area under ROC Curve ⑦	0.55
Weighted average Precision ⑦	0.56
Weighted average Recall ⑦	0.56
Weighted average F1 score ⑦	0.56

## Metrics (validation set)

METRIC	VALUE
Area under ROC Curve ⑦	0.55
Weighted average Precision ⑦	0.56
Weighted average Recall ⑦	0.56
Weighted average F1 score ⑦	0.56




## Data explorer (full training set) ⑦

- 0 - correct
- 1 - correct
- 0 - incorrect
- 1 - incorrect



Not good accuracy due to less amount of dataset

# Live Classification View



# Testing of dataset



## Results

Model version: ?

Unoptimized (float32) ▾



ACCURACY

100.00%

## Metrics for Transfer learning



METRIC	VALUE
--------	-------

Area under ROC Curve ?	1.00
------------------------	------

Weighted average Precision ?	1.00
------------------------------	------

Weighted average Recall ?	1.00
---------------------------	------

Weighted average F1 score ?	1.00
-----------------------------	------

## Confusion matrix

	0	1	UNCERTAIN
0	100%	0%	0%
1	0%	100%	0%
F1 SCORE	1.00	1.00	

## Confusion matrix

	0	1	UNCERTAIN
0	100%	0%	0%
1	0%	100%	0%
F1 SCORE	1.00	1.00	

## Feature explorer ?

- 0 - correct
- 1 - correct




# Deployment (Build TFLITE MODEL)



### Configure your deployment


You can deploy your impulse to any device. This makes the model run without an internet connection, minimizes latency, and runs with minimal power consumption. [Read more.](#)

**SELECTED DEPLOYMENT**




**C++ library**  
A portable C++ library with no external dependencies, which can be compiled with any modern C++ compiler.

**MODEL OPTIMIZATIONS**  
Model optimizations can increase on-device performance but may reduce accuracy.



**EON™ Compiler**  
Same accuracy, 17% less RAM, 22% less ROM.

### Latest build








**v3 (C++ library)**  
Today, 12:31:51

### Build output

```
Creating Job... OK (ID: 34862826)
✓Job scheduled at 05 Jun 2025 08:45:41
✓Job started at 05 Jun 2025 08:45:45
Writing templates...
✓Job scheduled at 05 Jun 2025 08:45:54
✓Job started at 05 Jun 2025 08:45:58
Compiling EON model...
Compiling EON model OK

Removing clutter...
Removing clutter OK


Copying output...
Copying output OK
```

Name	Size	Date Modified
 README.txt	1.2 KB	2025-06-05 08:46:20
 CMakeLists.txt	1 KB	2025-06-05 08:46:20
 model-parameters		2025-06-05 14:16:45
 tflite-model		2025-06-05 14:16:45
 edge-impulse-sdk		2025-06-05 14:16:45



# Link of the Model

- <https://studio.edgeimpulse.com/public/713689/latest>



# Integration with c++ library based TFLITE model(NEXT STEP)



## 1. Run RISC-V Code Without Hardware

Whisper allows you to execute and debug RISC-V assembly or compiled C code entirely in software, simulating the behavior of the **SweRV EH1 core** without needing physical hardware or an FPGA[123](#).

## 2. Interactive Debugging and Inspection

You can single-step through code, inspect and modify registers, and examine simulated system memory in interactive mode, making it useful for learning and troubleshooting[123](#).

## 3. Integration with RVfpga Workflow

Whisper is integrated into the RVfpga toolchain, enabling you to complete labs and experiments in simulation, and can be used alongside other Verilator-based simulators for a comprehensive learning experience[34](#).



# References

- **RVfpga HarvardX edX and RVfpga source code**
- **TinyML foundational courses and TensorFlow Lite Micro documentation.**
- **WorldQuant University** Applied AI Lab content
- **RVfpga simulator Vibodo, Rvfpga Nexys Board, Pipelines, Whisper** (Debugging and simulation) and **Tracer (GTK wave usage)**, then **whisper for c program files** compilation.
- **Report 1, Report 2 and internal study materials.**

\_\_\_\_\_