INDIAN INSTITUTE OF TECHNOLOGY ROORKEE



Weekly Progress Report

Project: TinyML-Based Project on FPGA Board with RISC-V Core

Name: Aman Chauhan

Branch: Btech. Computer Science and Engineering (CSE Core)

Roll Number: 22BCE0476

College: Vellore Institute of Technology, Vellore

Mentor: Dr. Sudip Roy

Week: 3rd report

Date: 6th May 2025



RVFPGA TRACE USAGE



1. Simulation-Specific SoC Configuration

The rvfpgasim.v top module configures the SweRVolf SoC for tracing by:

- •Instantiating the core swervolf_core with simulation-only memory interfaces 17
- •Disabling ViDBo and Pipeline features via parameter settings (ViDBo=0, Pipeline=0)17
- Exposing internal buses and control signals to Verilator's tracing infrastructures

2. Cyclic Signal Capture Mechanism

The tb.cpp driver implements a precise simulation loop that:

- Toggles the main clock every iteration (half-cycle resolution)
- •Triggers Verilator's VCD tracing on each positive clock edge<u>58</u>
- Captures all hierarchical signals through trace->dump() calls


3. Interactive Waveform Analysis

GTKWave enables deep inspection of the trace.vcd through:

- Hierarchical signal grouping using preconfigured TCL scripts
- Time-aligned views of pipeline stages and peripheral registers 710
- Custom value translators for RISC-V instructions and CSRs


RVFPGA TRACE





GTK Wave WIN62bit version





RVFPGA whisper Usage



1. Functional Simulation Without Hardware

Whisper allows users to run and debug RISC-V assembly and C code entirely in software, simulating the behavior of the SweRV EH1 core without requiring physical hardware or an FPGA351.

2. Interactive Debugging and Inspection

Users can single-step through code, inspect and modify RISC-V registers, and access simulated system memory. This interactive mode is especially useful for debugging and understanding program execution at the instruction level 152.

3. Golden Model for Verification

Whisper can run in lock-step with a Verilog simulator, serving as a reference ("golden model") to verify the correctness of hardware implementations after each instruction of a test program 153. This is valuable for ensuring that hardware designs



```
Ø platformio.ini 1 X
                                       FIO Home

    firmware.dis

                                                                         ≣ test.tcl
                                                                                         ≅ README.rst
extra_script.py
                  AL_Operations.S
platformio.ini
       board = swervolf nexys
       framework = wd-riscv-sdk
       monitor speed = 115200
       debug tool = whisper
       #RVfpga-Nexys
      board_build.bitstream_file = /home/rvfpga/RVfpga/src/rvfpganexys.bit
      #board debug.verilator.binary = /home/rvfpga/RVfpga/Simulators/verilatorSIM ViDBo/OriginalBinaries/RVfpga-ViDBo Ubuntu22
      board debug.verilator.binary = C:/Users/Admin/Desktop/Aman/RVfpga v2/Simulators/verilatorSIM Pipeline/OriginalBinaries/Binaries/BinariesWindows/RVfpga-Pipeline Windows.exe
 28
      board_debug.verilator.binary = C:/Users/Admin/Desktop/Aman/RVfpga_v2/Simulators/verilatorSIM_Trace/OriginalBinaries/BinariesWindows/RVfpga-Trace_Windows.exe
      build_unflags = -Na,-march=rv32imac -march=rv32imac
      build flags = -Wa, -march=rv32im -march=rv32im
      extra_scripts = extra_script.py
```

Compiler C program Using whisper



- 1. Functional Simulation Without Hardware
 Whisper is a RISC-V instruction set simulator that allows v
 - Whisper is a RISC-V instruction set simulator that allows you to run and debug RISC-V assembly and C programs entirely in software, without requiring physical hardware or an FPGA. This is ideal for verifying program logic and debugging before deploying to hardware 124.
- 2. Interactive Debugging Capabilities Whisper provides an interactive mode where users can single-step through code, inspect and modify registers, and examine simulated system memory. This makes it a powerful tool for learning, development, and troubleshooting at the instruction level 125.
- 3. Integration with RVfpga Workflow
 Whisper is integrated into the RVfpga toolchain and can be used
 alongside other simulation tools (such as RVfpga-Trace and RVfpga Pipeline) to provide a comprehensive software simulation environment.
 This enables users to complete all RVfpga labs and experiments in
 simulation, even if they do not have access to an FPGA board345.



```
Untitled (Workspace)
<u>G</u>
                                                    00 PIO Home
                                                                      🍑 platformio.ini Project1 🌘
                                                                                                DisplaySwitches.c X
       EXPLORER
                                中の哲却

∨ UNTITLED (WORKSPACE)

                                                 Project1 > src > C DisplaySwitches.c > 分 main(void)
       > AL_Operations
                                                        #define GPIO SWs 0x80001400

→ Project1

                                                        #define GPIO LEDs 0x80001404
         > .pio
                                                        #define GPIO_INOUT 0x80001408
        > .vscode
        > include
                                                        #define READ_GPIO(dir) (*(volatile unsigned *)dir)
        > lib
                                                        #define WRITE GPIO(dir, value) { (*(volatile unsigned *)dir) =

✓ src


品
                                                        int main ( void )
         C DisplaySwitches.c
        > test
                                                          int En_Value=0xFFFF, switches_value;
        .gitignore
                                                  12
        platformio.ini
                                                          WRITE_GPIO(GPIO_INOUT, En_Value);
9
                                                          while (1) {
                                                            switches_value = READ_GPIO(GPIO_SWs); // read_value on swi
                                                            switches value = switches value >> 16; // shift into lower
                                                            WRITE_GPIO(GPIO_LEDs, switches_value); // display switch v
                                                          return(0);
```

Tiny ML model




- Objective: To classify images of digits 0 and 1 using a TinyML-compatible model.
- Tool Used: Edge Impulse
- Approach: <u>Transfer Learning</u> for image classification.

Fig: Collection of the dataset(through mobile phone as secondary device)









Dataset Collected at Edge Impulse






Impulse design (create impulse)





Feature Explorer (Data Visualization)





Training of dataset(for 20 epochs, dataset-56 images)




raining output

```
1.0000 - 499ms/epoch - 499ms/step
poch 10/10
/1 - 0s - loss: 0.0805 - accuracy: 1.0000 - val_10
1.0000 - 480ms/epoch - 480ms/step
inished training

aving best performing model... (based on validation till saving model...
aving best performing model OK

onverting TensorFlow Lite float32 model...
ttached to job 34057611...
onverting TensorFlow Lite int8 quantized model...
```



Google Collab Code(Main parameters)



```
INPUT SHAPE = (96, 96, 3)
# Load the base model
base model = tf.keras.applications.MobileNetV2(
  input shape=INPUT SHAPE,
  alpha=0.35,
  weights=WEIGHTS PATH
base model.trainable = False
# Build the model
model = Sequential()
model.add(InputLayer(input_shape=INPUT_SHAPE, name='x_input'))
last layer index = -3
model.add(Model(inputs=base_model.inputs,
outputs=base model.layers[last layer index].output))
model.add(Reshape((-1, model.layers[-1].output.shape[3])))
model.add(Dense(16, activation='relu'))
model.add(Dropout(0.1))
model.add(Flatten())
model.add(Dense(classes, activation='softmax'))
```



```
# Training configuration
BATCH_SIZE = args.batch_size or 32
EPOCHS = args.epochs or 20
LEARNING RATE = args.learning rate or 0.0005
ENSURE_DETERMINISM = args.ensure_determinism
if not ENSURE_DETERMINISM:
  train_dataset = train_dataset.shuffle(buffer_size=BATCH_SIZE * 4)
prefetch policy = 1 if ENSURE DETERMINISM else tf.data.AUTOTUNE
train dataset = train dataset.batch(BATCH SIZE, drop remainder=False).prefetch(prefetch policy)
validation_dataset = validation_dataset.batch(BATCH_SIZE, drop_remainder=False).prefetch(prefetch_policy)
callbacks.append(
  BatchLoggerCallback(BATCH_SIZE, train_sample_count, epochs=EPOCHS, ensure_determinism=ENSURE_DETERMINISM)
# Compile and train model
model.compile(
  optimizer=tf.keras.optimizers.Adam(learning_rate=LEARNING_RATE),
  loss='categorical crossentropy',
  metrics=['accuracy']
model.fit(
  train_dataset,
  validation data=validation dataset,
  epochs=EPOCHS,
  verbose=2,
  callbacks=callbacks
```



```
•FINE TUNE EPOCHS = 10
•FINE_TUNE_PERCENTAGE = 65
•print(f'Fine-tuning best model for {FINE_TUNE_EPOCHS} epochs...\n')
•# Load best model from initial training
•model = ei_tensorflow.training.load_best_model(BEST_MODEL_PATH)
•# Calculate fine-tuning start layer
•model_layer_count = len(model.layers)
•fine_tune_from = math.ceil(model_layer_count * ((100 - FINE_TUNE_PERCENTAGE) / 100))
•# Enable training on base model
•model.trainable = True
•for layer in model.layers[:fine tune from]:
• layer.trainable = False
•# Compile and train (fine-tune)
•model.compile(
  optimizer=tf.keras.optimizers.Adam(learning_rate=0.000045),
  loss='categorical_crossentropy',
  metrics=['accuracy']
•model.fit(
  train dataset.
  epochs=FINE_TUNE_EPOCHS,
  verbose=2,
  validation_data=validation_dataset,
```

•print('\nInitial training done.\n')


•# Fine-tuning configuration

callbacks=callbacks, class_weight=None

•)

Model Performance








Not good accuracy due to less amount of dataset

Live Classification View











Testing of dataset





Deployment (Build TFLITE MODEL)






Link of the Model



https://studio.edgeimpulse.com/public/713689/latest



Integeration with c++ library based TFLITE model(NEXT STEP)



- 1. Run RISC-V Code Without Hardware Whisper allows you to execute and debug RISC-V assembly or compiled C code entirely in software, simulating the behavior of the SweRV EH1 core without needing physical hardware or an FPGA123.
- 2. Interactive Debugging and Inspection
 You can single-step through code, inspect and modify registers, and examine simulated system memory in interactive mode, making it useful for learning and troubleshooting 123.
- 3. Integration with RVfpga Workflow

Whisper is integrated into the RVfpga toolchain, enabling you to complete labs and experiments in simulation, and can be used alongside other Verilator-based simulators for a comprehensive learning experience.

References



- RVfpga HarvardX edX and RVfpga source code
- •TinyML foundational courses and **TensorFlow Lite Micro documentation.**
- WorldQuant University Applied AI Lab content
- •RVfpga simulator Vibodo,Rvfpga Nexys Board,Piplines,Whisper(Debugging and simulation) and Tracer (GTK wave usage), then whisper for c program files compilation.
- Report 1, Report 2 and internal study materials.

