Instruction Prefetching Algorithms Comparison on PIN

(Amanda) Yilan Zhu Northeastern University EECE 7352 Computer Architecture

Introduction

- Instruction cache misses are crucial when evaluating the performance of microprocessors.
- Different strategies: Increase cache size/associativity; adding a victim cache/branch prediction...
- Cache prefetching: 2 tasks:
 - To "guess" which line will be soon accessed
 - Initiate the prefetch "just in time"
- If done correctly, prefetching could remove all cache misses.

Project Goals

- Simulate 3 cache prefetching algorithms:
 - Next-line prefetching
 - Target-line prefetching
 - Wrong-path prefetching
- Benchmark
 - Barnes.c Simulates the gravitational forces acting on a star cluster using the Barnes-Hut n-body algorithm.
 - FindPi.c Find the value of Pi by the Monte-Carlo method.
- Different Cache Set Associativity
 - Direct mapping/ 2-way/ 4-way

Tools

- Intel Pin 3.0
 - Tool for the "dynamic instrumentation of programs",
 - Customize you own pintool to "simulate an instruction cache."
 - Ran on COE nano (x86_64)
- Pintool: icache
 - Instruction cache simulator (icache.cpp)
 - Available in /pin/sources/tools/Memory
 - Modified to have prefetching abilities
 - Modifications made in both instrumentation and analysis routines

- Next-line prefetching
 - Prefetch next line if not in cache and when current line is in certain distance of next line.

In Analysis routine: executed at insertion points

```
VOID LoadSingle(ADDRINT addr, ADDRINT next addr, UINT32 size, UINT32 instId)

{
    const BOOL Hit = il1->AccessSingleLine(next_addr, CACHE_BASE::ACCESS_TYPE_LOAD);
    if (Hit == 0)
    {
        if ((next_addr - addr) < 2 * size) {
            const BOOL MyHit = il1->AccessSingleLine(addr, CACHE_BASE::ACCESS_TYPE_LOAD);
            const COUNTER counter = MyHit ? COUNTER_HIT : COUNTER_MISS;
            profile[instId][counter]++;
        }
    }
}
```

When the next line is not in cache (miss), it will be prefetched when the distance between the current and next address is smaller than 2 cache line sizes.

- Target-Line prefetching
 - Uses a maintained target table (current line successor)
 - If successor line of current address in table is not in cache, prefetch.

VOID LoadSingle (ADDRINT next addr, ADDRINT addr, UINT32 instid)

In Analysis routine: executed at insertion points

```
unsigned long int Target table[100][2] = {0};
BOOL target;
int I, n = 0;
for (int i = 0; i < 100; i++)
    target = (addr != Target table[i][0]);
    if (target == 0)
        I = i;
    if (target)
        Target table[n][0] = addr;
        Target table[n][1] = next addr;
        const BOOL Hit1 = il1->AccessSingleLine(addr, CACHE BASE::ACCESS TYPE LOAD);
        const COUNTER counter = Hit1 ? COUNTER HIT : COUNTER MISS;
        profile[instId][counter]++;
        n++;
    else
        const BOOL Hit2 = il1->AccessSingleLine(Target table[I][1], CACHE BASE::ACCESS TYPE LOAD);
        const COUNTER counter = Hit2 ? COUNTER HIT : COUNTER MISS;
        profile[instId][counter]++;
```

Creates a fixed size target table with current address and successor line.

This will be passed to the instrumentation analysis function.

- Wrong-path prefetching
 - Combination of next-line and target prefetching.
 - Not-taken branch -> prefetch cache line with fallthrough address
 - Taken branch -> prefetch branch target line
 - Perform better than correct-path only schemes when there exists a large disparity between the CPU cycle time and the memory speed.
 - This is because other algorithms try to prefetch down target paths which will be executed almost immediately, and if memory is slow the prefetch may not be initiated soon enough.


```
VOID Instruction(INS ins, void * v)
                                                        Instrumenation: A mechanism that decides
                                                        where and what code is inserted.
   // map sparse INS addresses to dense IDs
   const ADDRINT iaddr = INS Address(ins);
   const UINT32 instId = profile.Map(iaddr);
   const UINT32 size = INS Size(ins);
   const BOOL single = (size <= 4);</pre>
   if (KnobTrackInsts) {
       if (single)
               if (INS IsBranch (ins) && INS HasFallThrough (ins)) { //if is taken branch
                   BOOL my Hit1 = il1->AccessSingleLine(INS DirectBranchOrCallTargetAddress(ins), CACHE BASE::ACCESS TYPE LOAD);
                   const COUNTER counter = my Hit1 ? COUNTER HIT : COUNTER MISS;
                   profile[instId][counter]++;
               else
                   BOOL my Hit2 = il1->AccessSingleLine(INS NextAddress(ins), CACHE BASE::ACCESS TYPE LOAD);
                   const COUNTER counter = my Hit2 ? COUNTER HIT : COUNTER MISS;
                   profile[instId][counter]++;
       else
           INS InsertPredicatedCall (ins, IPOINT BEFORE, (AFUNPTR) LoadMulti,
                                    IARG UINT32, iaddr,
                                    IARG UINT32, size,
```

If is taken branch, fetch the target address; if not taken branch, fetch next "natural" address


Experiment Design

- Next-Line prefetching and Target-line prefetching done on both analysis and instrumentation routine.
- Wrong-path only done on instrumentation.
- Direct-mapping/ 2-way / 4-way set associative.
- Benchmarks: FindPi.c / Barnes


Instruction misses in Barnes -




Instruction misses in Barnes - Instrumentation



Instruction misses in FindPi -Analysis



Instruction misses in FindPi - Instrumentation



Conclusions

- Set-associative improve cache hits significantly.
- Wrong Path prefetching, slightly improves cache hits
- Pintool modification should be done in Analysis.