Department of Computer Science & Engineering

Lab Manual

141351 DIGITAL LAB

Class: 2nd yr, 3rd sem

SYLLABUS

- 1. Verification of Boolean theorems using digital logic gates.
- 2. Design and implementation of code converters using logic gates
 - (i) BCD to excess-3 code and voice versa
 - (ii) Binary to gray and vice-versa
- 3. Design and implementation of 4 bit binary Adder/ subtractor and BCD adder using IC 7483
- 4. Design and implementation of 16 bit odd/even parity checker generator using IC74180
- 5. Design and implementation of 2 Bit Magnitude Comparator using logic gates 8 Bit Magnitude Comparator using IC 7485.
- 6. Design and implementation of Multiplexer and De-multiplexer using logic gates and study of IC74150 and IC 74154.
- 7. Implementation of SISO, SIPO, PISO and PIPO shift registers using Flip- flops
- 8. Design and implementation of encoder and decoder using logic gates and study of IC7445 and IC74147.
- 9. Construction and verification of 4 bit ripple counter and Mod-10 / Mod-12 Ripple counters.
- 10. Design and implementation of 3-bit synchronous up/down counter.
- 11. Design of experiments 3, 6, 7 and 9 using Verilog Hardware Description Language (Verilog HDL).

LIST OF EXPERIMENTS

- 1. Study of logic gates.
- 2. Design and implementation of adders and subtractors using logic gates.
- 3. Design and implementation of code converters using logic gates.
- 4. Design and implementation of 4-bit binary adder/subtractor and BCD adder using IC 7483.
- 5. Design and implementation of 2-bit magnitude comparator using logic gates, 8-bit magnitude comparator using IC 7485.
- 6. Design and implementation of 16-bit odd/even parity checker/ generator using IC 74180.
- 7. Design and implementation of multiplexer and demultiplexer using logic gates and study of IC 74150 and IC 74154.
- 8. Design and implementation of encoder and decoder using logic gates and study of IC 7445 and IC 74147.
- 9. Construction and verification of 4-bit ripple counter and Mod-10/Mod-12 ripple counter.
- 10. Design and implementation of 3-bit synchronous up/down counter.
- 11.Implementation of SISO, SIPO, PISO and PIPO shift registers using flip-flops.
- 12. Design of combinational and sequential circuits using Verilog Hardware Description Language

EXPT NO. : <u>STUDY OF LOGIC GATES</u>

DATE :

AIM:

To study about logic gates and verify their truth tables.

APPARATUS REQUIRED:

SL No.	COMPONENT	SPECIFICATION	QTY
1.	AND GATE	IC 7408	1
2.	OR GATE	IC 7432	1
3.	NOT GATE	IC 7404	1
4.	NAND GATE 2 I/P	IC 7400	1
5.	NOR GATE	IC 7402	1
6.	X-OR GATE	IC 7486	1
7.	NAND GATE 3 I/P	IC 7410	1
8.	IC TRAINER KIT	-	1
9.	PATCH CORD	-	14

THEORY:

Circuit that takes the logical decision and the process are called logic gates. Each gate has one or more input and only one output.

OR, AND and NOT are basic gates. NAND, NOR and X-OR are known as universal gates. Basic gates form these gates.

AND GATE:

The AND gate performs a logical multiplication commonly known as AND function. The output is high when both the inputs are high. The output is low level when any one of the inputs is low.

OR GATE:

The OR gate performs a logical addition commonly known as OR function. The output is high when any one of the inputs is high. The output is low level when both the inputs are low.

NOT GATE:

The NOT gate is called an inverter. The output is high when the input is low. The output is low when the input is high.

NAND GATE:

The NAND gate is a contraction of AND-NOT. The output is high when both inputs are low and any one of the input is low. The output is low level when both inputs are high.

NOR GATE:

The NOR gate is a contraction of OR-NOT. The output is high when both inputs are low. The output is low when one or both inputs are high.

X-OR GATE:


The output is high when any one of the inputs is high. The output is low when both the inputs are low and both the inputs are high.

PROCEDURE:

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

AND GATE:

SYMBOL:




TRUTH TABLE

А	В	A.B
0	0	0
0	1	0
1	0	0
1	1	1

OR GATE:

SYMBOL:




TRUTH TABLE


Α	В	A+B
0	0	0
0	1	1
1	0	1
1	1	1

NOT GATE:

PIN DIAGRAM:



PIN DIAGRAM:




SYMBOL:



TRUTH TABLE:

Α	Ā
0	1
1	0


X-OR GATE: SYMBOL:




TRUTH TABLE:

А	В	AB + AB
0	0	0
0	1	1
1	0	1
1	1	0

PIN DIAGRAM:




PIN DIAGRAM:



2-INPUT NAND GATE:

SYMBOL:




TRUTH TABLE

А В		Ā∙B
0	0	1
0	1	1
1	0	1
1	1	0

3-INPUT NAND GATE:

SYMBOL:




TRUTH TABLE


Α	В	С	A.B.C
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

NOR GATE:


PIN DIAGRAM:



PIN DIAGRAM:




$\mathbf{SYMBOL}:$



TRUTH TABLE

А	В	A+B
0	0	1
0	1	1
1	0	1
1	1	0

PIN DIAGRAM:



RESULT:

Thus the different kinds of logic gates are studied.

EXPT NO.: <u>DESIGN OF ADDER AND SUBTRACTOR</u>

DATE :

AIM:

To design and construct half adder, full adder, half subtractor and full subtractor circuits and verify the truth table using logic gates.

APPARATUS REQUIRED:

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	AND GATE	IC 7408	1
2.	X-OR GATE	IC 7486	1
3.	NOT GATE	IC 7404	1
4.	OR GATE	IC 7432	1
3.	IC TRAINER KIT	-	1
4.	PATCH CORDS	-	23

THEORY:

HALF ADDER:

A half adder has two inputs for the two bits to be added and two outputs one from the sum 'S' and other from the carry 'c' into the higher adder position. Above circuit is called as a carry signal from the addition of the less significant bits sum from the X-OR Gate the carry out from the AND gate.

FULL ADDER:

A full adder is a combinational circuit that forms the arithmetic sum of input; it consists of three inputs and two outputs. A full adder is useful to add three bits at a time but a half adder cannot do so. In full adder sum output will be taken from X-OR Gate, carry output will be taken from OR Gate.


HALF SUBTRACTOR:

The half subtractor is constructed using X-OR and AND Gate. The half subtractor has two input and two outputs. The outputs are difference and borrow. The difference can be applied using X-OR Gate, borrow output can be implemented using an AND Gate and an inverter.

FULL SUBTRACTOR:

The full subtractor is a combination of X-OR, AND, OR, NOT Gates. In a full subtractor the logic circuit should have three inputs and two outputs. The two half subtractor put together gives a full subtractor. The first half subtractor will be C and A B. The output will be difference output of full subtractor. The expression AB assembles the borrow output of the half subtractor and the second term is the inverted difference output of first X-OR.

LOGIC DIAGRAM: HALF ADDER





TRUTH TABLE:

A	В	CARRY	SUM
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

K-Map for SUM:

K-Map for CARRY:





SUM = A'B + AB'


$$CARRY = AB$$

$$S = A + B$$

LOGIC DIAGRAM:

FULL ADDER

FULL ADDER USING TWO HALF ADDER




TRUTH TABLE:

A	В	C	CARRY	SUM
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

K-Map for SUM:


A	C 00	01	11	10
0		1		1
1	1		1	

K-Map for CARRY:



LOGIC DIAGRAM:


HALF SUBTRACTOR



TRUTH TABLE:


A	В	BORROW	DIFFERENCE
0	0	0	0
0	1	1	1
1	0	0	1
1	1	0	0

K-Map for DIFFERENCE:



DIFFERENCE = A'B + AB'

K-Map for BORROW:




BORROW = A'B

LOGIC DIAGRAM:

FULL SUBTRACTOR


FULL SUBTRACTOR USING TWO HALF SUBTRACTOR:



TRUTH TABLE:

A	В	C	BORROW	DIFFERENCE
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1


K-Map for Difference:



Difference = A'B'C + A'BC' + AB'C' + ABC
= A'(B'C+BC') +
$$\underline{A(B'C'+BC)}$$

= A'(B + C)+A(B + C)
= A + B + C.

K-Map for Borrow:



Borrow = A'B + BC + A'C

PROCEEDURE:

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

RESULT:

The half adder, full adder, half subtractor and full subtractor circuits are design and constructed and verify the truth tables.

EXPT NO. :

DESIGN AND IMPLEMENTATION OF CODE CONVERTOR

AIM:

To design and implement 4-bit

- (i) Binary to gray code converter
- (ii) Gray to binary code converter
- (iii) BCD to excess-3 code converter
- (iv) Excess-3 to BCD code converter

APPARATUS REQUIRED:

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	X-OR GATE	IC 7486	1
2.	AND GATE	IC 7408	1
3.	OR GATE	IC 7432	1
4.	NOT GATE	IC 7404	1
5.	IC TRAINER KIT	-	1
6.	PATCH CORDS	-	35

THEORY:

The availability of large variety of codes for the same discrete elements of information results in the use of different codes by different systems. A conversion circuit must be inserted between the two systems if each uses different codes for same information. Thus, code converter is a circuit that makes the two systems compatible even though each uses different binary code.

The bit combination assigned to binary code to gray code. Since each code uses four bits to represent a decimal digit. There are four inputs and four outputs. Gray code is a non-weighted code.


The input variable are designated as B3, B2, B1, B0 and the output variables are designated as C3, C2, C1, Co. from the truth table, combinational circuit is

designed. The Boolean functions are obtained from K-Map for each output variable.


A code converter is a circuit that makes the two systems compatible even though each uses a different binary code. To convert from binary code to Excess-3 code, the input lines must supply the bit combination of elements as specified by code and the output lines generate the corresponding bit combination of code. Each one of the four maps represents one of the four outputs of the circuit as a function of the four input variables.

A two-level logic diagram may be obtained directly from the Boolean expressions derived by the maps. These are various other possibilities for a logic diagram that implements this circuit. Now the OR gate whose output is C+D has been used to implement partially each of three outputs.

LOGIC DIAGRAM:
BINARY TO GRAY CODE CONVERTOR




K-Map for G₃:




$$G_3 = B_3$$

K-Map for G₂:




G2 - B3 +

K-Map for G₁:



K-Map for G₀:



G0 = B1 ⊕ B0

TRUTH TABLE:


Binary input

В3	B2	B 1	B0	G3	G2	G1	G0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	0	1	1	1
0	1	1	0	0	1	0	1
0	1	1	1	0	1	0	0
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1
1	0	1	0	1	1	1	1
1	0	1	1	1	1	1	0
1	1	0	0	1	0	1	0
1	1	0	1	1	0	1	1
1	1	1	0	1	0	0	1
1	1	1	1	1	0	0	0


Gray code output

LOGIC DIAGRAM:

GRAY CODE TO BINARY CONVERTOR




K-Map for B₃:




B3 = G3

K-Map for B₂:




K-Map for B₁:



B1 = G3⊕G2⊕G1

K-Map for B₀:




B0 = G3⊕G2⊕G1⊕G0

TRUTH TABLE:


Gı	ay Code		1	Binary Code					
G3	G2	G1	G0	В3	B2	B1	B0		
0	0	0	0	0	0	0	0		
0	0	0	1	0	0	0	1		
0	0	1	1	0	0	1	0		
0	0	1	0	0	0	1	1		
0	1 1	1	0	0	1	0	0		
0	1 1	1	1	0	1	0	1		
0	1 1	0	1	0	1	1	0		
0	1 1	0	0	0	1	1	1		
1	1 1	0	0	1	0	0	0		
1	1 1	0	1	1	0	0	1		
1	1 1	1	1	1	0	1	0		
1	1 1	1	0	1	0	1	1		
1	0	1	0	1	1	0	0		
1	$\begin{bmatrix} & & & & & & & & & & & \\ & & & & & & & $	1	1	1	1	0	1		
1	0	0	1	1	1	1	0		
1	$\begin{bmatrix} & & & & & & & & & & & \\ & & & & & & & $	0	0	1	1	1	1		

LOGIC DIAGRAM:

BCD TO EXCESS-3 CONVERTOR




K-Map for E₃:




$$E3 = B3 + B2 (B0 + B1)$$


K-Map for E₂:



K-Map for E₁:



K-Map for E₀:




$$E0 = \overline{B0}$$

TRUTH TABLE:


	IMDLE.							
\perp BC	CD input			Excess – 3 output				
В3	B2	B1	B0	E3	E2	E 1	E0	
0	0	0	0	0	0	1	1	
0	0	0	1	0	1	0	0	
0	0	1	0	0	1	0	1	
0	0	1	1	0	1	1	0	
0	1	0	0	0	1	1	1	
0	1	0	1	1	0	0	0	
0	1	1	0	1	0	0	1	
0	1	1	1	1	0	1	0	
1	0	0	0	1	0	1	1	
1	0	0	1	1	1	0	0	
1	0	1	0	X	X	X	X	
1 1	0	1	1	X	X	X	X	
1 1	1	0	0	X	X	X	X	
1 1	1	0	1	X	X	X	X	
1 1	1	1	0	X	X	X	X	
1	1	1	1	X	X	X	X	

LOGIC DIAGRAM:

EXCESS-3 TO BCD CONVERTOR




K-Map for A:




A = X1 X2 + X3 X4

K-Map for B:




$$B = X2 \oplus (\overline{X3} + \overline{X4})$$

K-Map for C:



K-Map for D:



$$D = \overline{X4}$$

TRUTH TABLE:

Ex	xcess – 3 I	nput		BCD Output					
X4	X3	X2	X1	G3	G2	G1	G0		
0	0	1 0	1 0	0	0	0	0		
0	1	0	1	0	0	1	0		
0	1 1	1 1	0 1	0	0 1	0	$\begin{bmatrix} & 1 \\ & 0 \end{bmatrix}$		
1 1	$\begin{bmatrix} 0 \\ 0 \end{bmatrix}$	$\begin{bmatrix} 0 \\ 0 \end{bmatrix}$	0	$\begin{bmatrix} 0 \\ 0 \end{bmatrix}$	1 1	0	1 0		
1	0	1	0	0	1	1	1		
1	1	0	$\begin{bmatrix} & 1 \\ & 0 \end{bmatrix}$	1 1	0	0	0 1		

PROCEDURE:

- (i) Connections were given as per circuit diagram.
- (ii) Logical inputs were given as per truth table
- (iii) Observe the logical output and verify with the truth tables.

RESULT:

The Binary to gray, Gray to binary, BCD to excess-3, Excess-3 to BCD code converter Combinational circuits are constructed and their truth tables have been checked.

EXPT NO.: DESIGN OF 4-BIT ADDER AND SUBTRACTOR

DATE :

AIM:

To design and implement 4-bit adder and subtractor using IC 7483.

APPARATUS REQUIRED:

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	IC	IC 7483	1
2.	EX-OR GATE	IC 7486	1
3.	NOT GATE	IC 7404	1
3.	IC TRAINER KIT	-	1
4.	PATCH CORDS	-	40

THEORY:

4 BIT BINARY ADDER:

A binary adder is a digital circuit that produces the arithmetic sum of two binary numbers. It can be constructed with full adders connected in cascade, with the output carry from each full adder connected to the input carry of next full adder in chain. The augends bits of 'A' and the addend bits of 'B' are designated by subscript numbers from right to left, with subscript 0 denoting the least significant bits. The carries are connected in chain through the full adder. The input carry to the adder is C_0 and it ripples through the full adder to the output carry C_4 .

4 BIT BINARY SUBTRACTOR:

The circuit for subtracting A-B consists of an adder with inverters, placed between each data input 'B' and the corresponding input of full adder. The input carry C₀ must be equal to 1 when performing subtraction.

4 BIT BINARY ADDER/SUBTRACTOR:


The addition and subtraction operation can be combined into one circuit with one common binary adder. The mode input M controls the operation. When M=0, the circuit is adder circuit. When M=1, it becomes subtractor.

4 BIT BCD ADDER:

Consider the arithmetic addition of two decimal digits in BCD, together with an input carry from a previous stage. Since each input digit does not exceed 9, the output sum cannot be greater than 19, the 1 in the sum being an input carry. The output of two decimal digits must be represented in BCD and should appear in the form listed in the columns.


ABCD adder that adds 2 BCD digits and produce a sum digit in BCD. The 2 decimal digits, together with the input carry, are first added in the top 4 bit adder to produce the binary sum.

PIN DIAGRAM FOR IC 7483:




LOGIC DIAGRAM:

4-BIT BINARY ADDER




LOGIC DIAGRAM:

4-BIT BINARY SUBTRACTOR



LOGIC DIAGRAM:

4-BIT BINARY ADDER/SUBTRACTOR




M=0 (ADDITION)

M=1 (SUBTRACTION)


TRUTH TABLE:

Ir	Input Data A			Input Data B					A	dditi	dition Subtraction						
A4	A3	A2	A1	B4	В3	B2	B1	С	S4	S3	S2	S1	В	D4	D3	D2	D1
1	0	0	0	0	0	1	0	0	1	0	1	0	1	0	1	1	0
1	0	0	0	1	0	0	0	1	0	0	0	0	1	0	0	0	0
0	0	1	0	1	0	0	0	0	1	0	1	0	0	1	0	1	0
0	0	0	1	0	1	1	1	0	1	0	0	0	0	1	0	1	0
1	0	1	0	1	0	1	1	1	0	0	1	0	0	1	1	1	1
1	1	1	0	1	1	1	1	1	1	0	1	0	0	1	1	1	1
1	0	1	0	1	1	0	1	1	0	1	1	1	0	1	1	0	1

W	ww.EEENotes.in		
	LOGIC DIAGRAM:		
	BCD ADDER		
	141351 /Digital /Lab Manual		Page 36



K-Map



Y = S4 (S3 + S2)

TRUTH TABLE:

BCD SUM	CARRY
---------	-------

S4	S3	S2	S1	C
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

PROCEDURE:

- (i) Connections were given as per circuit diagram.
- (ii) Logical inputs were given as per truth table
- (iii) Observe the logical output and verify with the truth tables.

RESULT:

The 4-bit adder and subtractor are design and implement using IC 7483.

EXPT NO. : DATE :

DESIGN AND IMPLEMENTATION OF MAGNITUDE COMPARATOR

AIM:

To design and implement

(i) 2 – bit magnitude comparator using basic gates.

(ii) 8 – bit magnitude comparator using IC 7485.

APPARATUS REQUIRED:

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	AND GATE	IC 7408	2
2.	X-OR GATE	IC 7486	1
3.	OR GATE	IC 7432	1
4.	NOT GATE	IC 7404	1
5.	4-BIT MAGNITUDE	IC 7485	2
	COMPARATOR		
6.	IC TRAINER KIT	-	1
7.	PATCH CORDS	-	30

THEORY:

The comparison of two numbers is an operator that determines one number is greater than, less than (or) equal to the other number. A magnitude comparator is a combinational circuit that compares two numbers A and B and determines their relative magnitude. The outcome of the comparator is specified by three binary variables that indicate whether A>B, A=B (or) A<B.

$$A = A_3 \ A_2 \ A_1 \ A_0$$

$$B = B_3 B_2 B_1 B_0$$

The equality of the two numbers and B is displayed in a combinational circuit designated by the symbol (A=B).

This indicates A greater than B, then inspect the relative magnitude of pairs of significant digits starting from most significant position. A is 0 and that of B is 0.

We have A<B, the sequential comparison can be expanded as

$$A>B = A3B_3^1 + X_3A_2B_2^1 + X_3X_2A_1B_1^1 + X_3X_2X_1A_0B_0^1$$


$$A$$


The same circuit can be used to compare the relative magnitude of two BCD digits.


Where, A = B is expanded as,

LOGIC DIAGRAM:

2 BIT MAGNITUDE COMPARATOR









TRUTH TABLE

A1	A0	B 1	B0	A > B	A = B	A < B
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	0	1	0

PIN DIAGRAM FOR IC 7485:



LOGIC DIAGRAM: 8 BIT MAGNITUDE COMPARATOR



TRUTH TABLE:

F	A	ŀ	3	A>B	A=B	A <b< th=""></b<>
0000	$0\ 0\ 0\ 0$	0000	0000	0	1	0
0001	0001	0000	0000	1	0	0
0000	0000	0001	0001	0	0	1

PROCEDURE:

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

RESULT:

Thus the design and implementation of magnitude comparator were done.

EXPT NO. :

DATE :

16 BIT ODD/EVEN PARITY CHECKER /GENERATOR

AIM:

To design and implement 16 bit odd/even parity checker generator using IC 74180.

APPARATUS REQUIRED:


	COMPONENT	SPECIFICATION	QTY.
Sl.No.			
1.	NOT GATE	IC 7404	1
1.		IC 74180	2
2.	IC TRAINER KIT	-	1
3.	PATCH CORDS	-	30

THEORY:

A parity bit is used for detecting errors during transmission of binary information. A parity bit is an extra bit included with a binary message to make the number is either even or odd. The message including the parity bit is transmitted and then checked at the receiver ends for errors. An error is detected if the checked parity bit doesn't correspond to the one transmitted. The circuit that generates the parity bit in the transmitter is called a 'parity generator' and the circuit that checks the parity in the receiver is called a 'parity checker'.

In even parity, the added parity bit will make the total number is even amount. In odd parity, the added parity bit will make the total number is odd amount. The parity checker circuit checks for possible errors in the transmission. If the information is passed in even parity, then the bits required must have an even number of 1's. An error occur during transmission, if the received bits have an odd number of 1's indicating that one bit has changed in value during transmission.

PIN DIAGRAM FOR IC 74180:




FUNCTION TABLE:

INPUTS			OUT	PUTS
Number of High Data	PE	PO	\sum E	\sum O
Inputs (I0 – I7)				
EVEN	1	0	1	0
ODD	1	0	0	1
EVEN	0	1	0	1
ODD	0	1	1	0
X	1	1	0	0
X	0	0	1	1

LOGIC DIAGRAM:

16 BIT ODD/EVEN PARITY CHECKER




TRUTH TABLE:

17	7 I 6	6 I5	14	I3	I2	I 1	I 0	I7 '	16 '	I5 '	[4']	[3']	[2']	11'	I0 '	Active	\sum E	\sum O
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	1	0
0	0	0	0	0	1	1	0	0	0	0	0	0	1	1	0	0	1	0
0	0	0	0	0	1	1	0	0	0	0	0	0	1	1	0	1	0	1

LOGIC DIAGRAM:

16 BIT ODD/EVEN PARITY GENERATOR



TRUTH TABLE:

I	7 I6	15	I4	I3	<u>I2</u>	I 1	I0	I7	I 6	15	I4	I3	I2	<u>I1</u>	<u>I0</u>	Active	\sum E	\sum O
1	1	0	0	0	0	0	0	1	1	0	0	0	0	0	0	1	1	0
1	1	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	1
1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0

www.EF	HN	Intes	1n

PROCEDURE:

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

RESULT:

Thus the design and implementation of 16 bit odd/even parity checker generator using IC 74180 were done.

EXPT NO.:

DATE :

DESIGN AND IMPLEMENTATION OF MULTIPLEXER AND DEMULTIPLEXER

AIM:

To design and implement multiplexer and demultiplexer using logic gates and study of IC 74150 and IC 74154.

APPARATUS REQUIRED:

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	3 I/P AND GATE	IC 7411	2
2.	OR GATE	IC 7432	1
3.	NOT GATE	IC 7404	1
2.	IC TRAINER KIT	-	1
3.	PATCH CORDS	-	32

THEORY:

MULTIPLEXER:

Multiplexer means transmitting a large number of information units over a smaller number of channels or lines. A digital multiplexer is a combinational circuit that selects binary information from one of many input lines and directs it to a single output line. The selection of a particular input line is controlled by a set of selection lines. Normally there are 2ⁿ input line and n selection lines whose bit combination determine which input is selected.


DEMULTIPLEXER:

The function of Demultiplexer is in contrast to multiplexer function. It takes information from one line and distributes it to a given number of output lines. For

this reason, the demultiplexer is also known as a data distributor. Decoder can also be used as demultiplexer.

In the 1: 4 demultiplexer circuit, the data input line goes to all of the AND gates. The data select lines enable only one gate at a time and the data on the data input line will pass through the selected gate to the associated data output line.


BLOCK DIAGRAM FOR 4:1 MULTIPLEXER:



FUNCTION TABLE:

S1	S0	INPUTS Y
0	0	D0 → D0 S1' S0'
0	1	D1 → D1 S1' S0
1	0	D2 → D2 S1 S0'
1	1	D3 → D3 S1 S0


Y = D0 S1' S0' + D1 S1' S0 + D2 S1 S0' + D3 S1 S0 CIRCUIT DIAGRAM FOR MULTIPLEXER:



TRUTH TABLE:

S1	S0	Y = OUTPUT
0	0	D0
0	1	D1
1	0	D2
1	1	D3

BLOCK DIAGRAM FOR 1:4 DEMULTIPLEXER:




FUNCTION TABLE:

S1	S0	INPUT
0	0	$X \rightarrow D0 = X S1' S0'$
0	1	$X \rightarrow D1 = X S1' S0$
1	0	$X \rightarrow D2 = X S1 S0'$
1	1	$X \rightarrow D3 = X S1 S0$

$$Y = X S1' S0' + X S1' S0 + X S1 S0' + X S1 S0$$

LOGIC DIAGRAM FOR DEMULTIPLEXER:




TRUTH TABLE:


	INPUT	OUTPUT				
S1	S0	I/P	D0	D1	D2	D3

0	0	0	0	0	0	0
0	0	1	1	0	0	0
0	1	0	0	0	0	0
0	1	1	0	1	0	0
1	0	0	0	0	0	0
1	0	1	0	0	1	0
1	1	0	0	0	0	0
1	1	1	0	0	0	1

PIN DIAGRAM FOR IC 74150:



PIN DIAGRAM FOR IC 74154:



PROCEDURE:

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

RESULT:

Thus the design and implementation of multiplexer and demultiplexer using logic gates and study of IC 74150 and IC 74154 were done.

EXPT NO. :

DATE :

DESIGN AND IMPLEMENTATION OF ENCODER AND DECODER

AIM:

To design and implement encoder and decoder using logic gates and study of IC 7445 and IC 74147.

APPARATUS REQUIRED:

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	3 I/P NAND GATE	IC 7410	2
2.	OR GATE	IC 7432	3
3.	NOT GATE	IC 7404	1
2.	IC TRAINER KIT	-	1
3.	PATCH CORDS	-	27

THEORY:

ENCODER:


An encoder is a digital circuit that performs inverse operation of a decoder. An encoder has 2^n input lines and n output lines. In encoder the output lines generates the binary code corresponding to the input value. In octal to binary encoder it has eight inputs, one for each octal digit and three output that generate the corresponding binary code. In encoder it is assumed that only one input has a value of one at any given time otherwise the circuit is meaningless. It has an ambiguila that when all inputs are zero the outputs are zero. The zero outputs can also be generated when D0 = 1.

DECODER:


A decoder is a multiple input multiple output logic circuit which converts coded input into coded output where input and output codes are different. The input code generally has fewer bits than the output code. Each input code word produces a different output code word i.e there is one to one mapping can be expressed in truth table. In the block diagram of decoder circuit the encoded information is present as n input producing 2^n possible outputs. 2^n output values are from 0 through out $2^n - 1$.

PIN DIAGRAM FOR IC 7445:


BCD TO DECIMAL DECODER:



PIN DIAGRAM FOR IC 74147:




LOGIC DIAGRAM FOR ENCODER:



TRUTH TABLE:

	INPUT					()UTPU	T	
Y1	Y2	Y3	Y4	Y5	Y6	Y7	A	В	C
1	0	0	0	0	0	0	0	0	1
0	1	0	0	0	0	0	0	1	0
0	0	1	0	0	0	0	0	1	1
0	0	0	1	0	0	0	1	0	0
0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	1	1	1	1

LOGIC DIAGRAM FOR DECODER:



TRUTH TABLE:

INPUT			OUTPUT			
E	A	В	D0	D1	D2	D3
1	0	0	1	1	1	1

0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0

PROCEDURE:

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

RESULT:

Thus the design and implementation of encoder and decoder using logic gates and study of IC 7445 and IC 74147 were done.

EXPT NO.:

DATE :

CONSTRUCTION AND VERIFICATION OF 4 BIT RIPPLE COUNTER AND MOD 10/MOD 12 RIPPLE COUNTER

AIM:

To design and verify 4 bit ripple counter and mod 10/ mod 12 ripple counter.


APPARATUS REQUIRED:

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	JK FLIP FLOP	IC 7476	2
2.	NAND GATE	IC 7400	1
3.	IC TRAINER KIT	-	1
4.	PATCH CORDS	-	30


THEORY:

A counter is a register capable of counting number of clock pulse arriving at its clock input. Counter represents the number of clock pulses arrived. A specified sequence of states appears as counter output. This is the main difference between a register and a counter. There are two types of counter, synchronous and asynchronous. In synchronous common clock is given to all flip flop and in asynchronous first flip flop is clocked by external pulse and then each successive flip flop is clocked by Q or Q output of previous stage. A soon the clock of second stage is triggered by output of first stage. Because of inherent propagation delay time all flip flops are not activated at same time which results in asynchronous operation.

PIN DIAGRAM FOR IC 7476:




LOGIC DIAGRAM FOR 4 BIT RIPPLES COUNTER:



TRUTH TABLE:

CLK	QA	QB	QC	QD
0	0	0	0	0
1	1	0	0	0
2	0	1	0	0
3	1	1	0	0
4	0	0	1	0
5	1	0	1	0
6	0	1	1	0
7	1	1	1	0
8	0	0	0	1
9	1	0	0	1
10	0	1	0	1
11	1	1	0	1
12	0	0	1	1
13	1	0	1	1
14	0	1	1	1
15	1	1	1	1


LOGIC DIAGRAM FOR MOD - 10 RIPPLE COUNTER:



TRUTH TABLE:

CLK	QA	QB	QC	QD
0	0	0	0	0
1	1	0	0	0
2	0	1	0	0
3	1	1	0	0
4	0	0	1	0
5	1	0	1	0
6	0	1	1	0
7	1	1	1	0
8	0	0	0	1
9	1	0	0	1
10	0	0	0	0

LOGIC DIAGRAM FOR MOD - 12 RIPPLE COUNTER:



TRUTH TABLE:

CLK	QA	QB	QC	QD
0	0	0	0	0
1	1	0	0	0
2	0	1	0	0
3	1	1	0	0
4	0	0	1	0
5	1	0	1	0
6	0	1	1	0
7	1	1	1	0
8	0	0	0	1
9	1	0	0	1
10	0	1	0	1
11	1	1	0	1
12	0	0	0	0

PROCEDURE:

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

www.EEENotes.in
RESULT:
Thus the 4 bit ripple counter and mod 10/ mod 12 ripple counters were
designed and verified.
EXPT NO.:
DATE: <u>DESIGN AND IMPLEMENTATION OF 3 BIT SYNCHRONOUS</u> <u>UP/DOWN COUNTER</u>
AIM:
To design and implement 3 bit synchronous up/down counter.

Page 66

141351 /Digital /Lab Manual


APPARATUS REQUIRED:


Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	JK FLIP FLOP	IC 7476	2
2.	3 I/P AND GATE	IC 7411	1
3.	OR GATE	IC 7432	1
4.	XOR GATE	IC 7486	1
5.	NOT GATE	IC 7404	1
6.	IC TRAINER KIT	-	1
7.	PATCH CORDS	-	35

THEORY:


A counter is a register capable of counting number of clock pulse arriving at its clock input. Counter represents the number of clock pulses arrived. An up/down counter is one that is capable of progressing in increasing order or decreasing order through a certain sequence. An up/down counter is also called bidirectional counter. Usually up/down operation of the counter is controlled by up/down signal. When this signal is high counter goes through up sequence and when up/down signal is low counter follows reverse sequence.

K MAP






STATE DIAGRAM:



CHARACTERISTICS TABLE:

Q	\mathbf{Q}_{t+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

LOGIC DIAGRAM:



TRUTH TABLE:

Input	Pres	ent S	State	N	ext Sta	ite	1	A		В	(C
Up/Down	Q _A	$\mathbf{Q}_{\mathbf{B}}$	\mathbf{Q}_{C}	Q_{A^+}	Q_{B+1}	$\mathbf{Q}_{\mathrm{C+1}}$	J_A	$\mathbf{K}_{\mathbf{A}}$	J_{B}	$\mathbf{K}_{\mathbf{B}}$	$J_{\rm C}$	$\mathbf{K}_{\mathbf{C}}$
0	0	0	0	1	1	1	1	X	1	X	1	X
0	1	1	1	1	1	0	X	0	X	0	X	1
0	1	1	0	1	0	1	X	0	X	1	1	X
0	1	0	1	1	0	0	X	0	0	X	X	1
0	1	0	0	0	1	1	X	1	1	X	1	X
0	0	1	1	0	1	0	0	X	X	0	X	1
0	0	1	0	0	0	1	0	X	X	1	1	X
0	0	0	1	0	0	0	0	X	0	X	X	1
1	0	0	0	0	0	1	0	X	0	X	1	X

1	0	0	1	0	1	0	0	X	1	X	X	1
1	0	1	0	0	1	1	0	X	X	0	1	X
1	0	1	1	1	0	0	1	X	X	1	X	1
1	1	0	0	1	0	1	X	0	0	X	1	X
1	1	0	1	1	1	0	X	0	1	X	X	1
1	1	1	0	1	1	1	X	0	X	0	1	X
1	1	1	1	0	0	0	X	1	X	1	X	1

PROCEDURE:

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

RESULT:

Thus the design and implementation of 3 bit synchronous up/down counter were done.

EXPT NO.:

DATE :

DESIGN AND IMPLEMENTATION OF SHIFT REGISTER

AIM:

To design and implement

- (i) Serial in serial out
- (ii) Serial in parallel out
- (iii) Parallel in serial out
- (iv) Parallel in parallel out


APPARATUS REQUIRED:

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	D FLIP FLOP	IC 7474	2
2.	OR GATE	IC 7432	1
3.	IC TRAINER KIT	-	1
4.	PATCH CORDS	-	35

THEORY:


A register is capable of shifting its binary information in one or both directions is known as shift register. The logical configuration of shift register consist of a D-Flip flop cascaded with output of one flip flop connected to input of next flip flop. All flip flops receive common clock pulses which causes the shift in the output of the flip flop. The simplest possible shift register is one that uses only flip flop. The output of a given flip flop is connected to the input of next flip flop of the register. Each clock pulse shifts the content of register one bit position to right.

PIN DIAGRAM:



LOGIC DIAGRAM:

SERIAL IN SERIAL OUT:




TRUTH TABLE:

	Serial in	Serial out
CLK		
1	1	0
2	0	0
3	0	0
4	1	1
5	X	0
6	X	0
7	X	1

LOGIC DIAGRAM:

SERIAL IN PARALLEL OUT:




TRUTH TABLE:

		OUTPUT				
CLK	DATA	$\mathbf{Q}_{\mathbf{A}}$	$\mathbf{Q}_{\mathbf{B}}$	\mathbf{Q}_{C}	$\mathbf{Q}_{\mathbf{D}}$	
1	1	1	0	0	0	
2	0	0	1	0	0	
3	0	0	0	1	1	
4	1	1	0	0	1	

LOGIC DIAGRAM:

PARALLEL IN SERIAL OUT:




TRUTH TABLE:

CLK	Q3	Q2	Q1	Q0	O/P
0	1	0	0	1	1
1	0	0	0	0	0

2	0	0	0	0	0
3	0	0	0	0	1

LOGIC DIAGRAM:

PARALLEL IN PARALLEL OUT:



TRUTH TABLE:

	DATA INPUT				OUTPUT			
CLK	$\mathbf{D}_{\mathbf{A}}$	\mathbf{D}_{B}	\mathbf{D}_{C}	$\mathbf{D}_{\mathbf{D}}$	$\mathbf{Q}_{\mathbf{A}}$	\mathbf{Q}_{B}	\mathbf{Q}_{C}	\mathbf{Q}_{D}
1	1	0	0	1	1	0	0	1
2	1	0	1	0	1	0	1	0

PROCEDURE:

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

				•
XX/XX/XX/	H(H)	HIN	otes	: 1n

RESULT:

Thus the design and implementation of shift register were done.

Expt. No: HALF ADDER AND FULL ADDER

Date:

AIM:

To implement half adder and full adder using Verilog HDL.

APPARATUS REQUIRED:

• PC with Windows XP

• XILINX, ModelSim software.

• FPGA kit


• RS 232 cable.

PROCEDURE:

- ➤ Write and draw the Digital logic system.
- ➤ Write the Verilog code for above system.
- ➤ Enter the Verilog code in Xilinx software.


- ➤ Check the syntax and simulate the above verilog code (using ModelSim or Xilinx) and verify the output waveform as obtained.
- > Implement the above code in Spartan III using FPGA kit.

Half Adder:



#		Half Adder		
# #	Inputí	 Input2	 Carry	Sum
# #	 	 	 D	 0





PROGRAM:


Half Adder:

```
// Module Name: HalfAddr
module HalfAddr(sum, c_out, i1, i2);
  output sum;
  output c_out;
  input il;
  input i2;
         xor(sum,i1,i2);
         and(c_out,i1,i2);
endmodule
// Module Name: Stimulus.v
module Stimulus_v;
         // Inputs
         reg il;
         reg i2;
         // Outputs
         wire sum;
         wire c_out;
         // Instantiate the Unit Under Test (UUT)
         HalfAddr uut (
```


.sum(sum),


```
.c_out(c_out),
         .i1(i1),
         .i2(i2)
 );
 initial
 begin
         display("\t\t\t Half Adder");
         $display("\t\t----");
         $display("\t\tInputI\t\t Input2\t\t Carry\t\t Sum");
         $display("\t\t-----");
         $monitor("\t\t %b\t\t %b\t\t %b\t\t %b",il,i2,c_out,sum); #4 $display("\t\t-----");
 end
 initial
 begin
         i1=1'b0; i2=1'b0;
         #1 і2=1'ь1;
         #1 i1=1'b1; i2=1'b0;
         #1 i1=1'b1; i2=1'b1;
         #1 $stop;
 end
endmodule
```

Full Adder:



#	Full Adder				
# # #	il	i2	C_in	C_out	Sum
#	0	0	0	0	0
#		0	1	0	1





Full Adder:

```
// Module Name: FullAddr
module FullAddr(i1, i2, c_in, c_out, sum);
  input il;
  input i2;
  input c_in;
  output c_out;
  output sum;
          wire s1,c1,c2;
          xor n1(s1,i1,i2);
          and n2(c1,i1,i2);
          xor n3(sum,s1,c_in);
          and n4(c2,s1,c_in);
          or n5(c_out,c1,c2);
endmodule
// Module Name: Stimulus.v
module Stimulus_v;
         // Inputs
         reg il;
         reg i2;
```

```
reg c_in;
       // Outputs
       wire c_out;
       wire sum;
       // Instantiate the Unit Under Test (UUT)
       FullAddr uut (
              .i1(i1),
              .i2(i2),
              .c in(c in),
              .c out(c out),
               .sum(sum)
       );
       initial
       begin
               $display("\t\t\t\t\tFull Adder");
               $display("\t\t-----");
               \frac{dsplay(''\t\til\t\ti2\t\tC_in\t\t\tC_out\t\tSum'')}{dsplay(''\t\til\t\til\t\t)}
               $display("\t\t-----"):
              #9 $display("\t\t----");
        end
       initial begin
                i1 = 0; i2 = 0; c_in = 0;
              #1 i1 = 0;i2 = 0;c in = 0;
              #1 i1 = 0; i2 = 0; c in = 1;
              #1 i1 = 0; i2 = 1; c in = 0;
              #1 i1 = 0;i2 = 1;c in = 1;
              #1 i1 = 1;i2 = 0;c in = 0;
              #1 i1 = 1;i2 = 0;c in = 1;
              #1 i1 = 1;i2 = 1;c in = 0;
              #1 i1 = 1; i2 = 1; c in = 1;
              #2 $stop;
       end
endmodule
```

www.EEENotes.in	
RESULT:	
Expt. No: Date :	HALF SUBTRACTOR & FULL SUBTRACTOR
AIM:	

To implement half subtractor and full subtractor using Verilog HDL.

APPARATUS REQUIRED:


- PC with Windows XP
- XILINX, ModelSim software.
- FPGA kit
- RS 232 cable.

PROCEDURE:


- ➤ Write and draw the Digital logic system.
- ➤ Write the Verilog code for above system.
- > Enter the Verilog code in Xilinx software.

- ➤ Check the syntax and simulate the above verilog code (using ModelSim or Xilinx) and verify the output waveform as obtained.
- > Implement the above code in Spartan III using FPGA kit.

Half Subtractor:



Output.									
#		Half Subtractor							
#									
#	Inputi	Input2	Borrow	Difference					
#									
#	0	0	0	0					
#	0	1	1	1					
#	1	0	0	1					
#	1	1	0	0					
#									




PROGRAM:

Half Subtractor:

```
// Module Name: HalfSub
module HalfSub(iO, i1, bor, dif);
  input i0;
  input il;
  output bor;
  output dif;
          wire iOn;
          not(i0n,i0);
          xor(dif,i0,i1);
          and(bor,iOn,i1);
endmodule
// Module Name: Stimulus.v
module Stimulus_v;
         // Inputs
         reg i0;
         reg il;
         // Outputs
```


```
wire bor;
wire dif;
// Instantiate the Unit Under Test (UUT)
HalfSub uut (
        .i□(i□),
        .i1(i1),
        .bor(bor),
        .dif(dif)
);
initial
begin
        $display("\t\t\t\tHalf Subtractor");
        $display("\t\t----");
       $\\\display("\t\tlnput\t\t \nput\2\t\t \Borrow\t\t \Difference");
$\\\display("\t\t-----");
        $manitar("\t\t%b\t\t%b\t\t%b\t\t%b",i0,iI,bar,dif);
       #4 $display("\t\t----");
end
initial
begin
        i0=1'b0; i1=1'b0;
        #1 i1=1'b1;
        #1 i0=1'b1; i1=1'b0;
```

Full Subtractor:



#			Full Subtractor		
# # #	B_in	II	iO	B_out	Difference
#	0	0	0	0	0

#	0	0	1		1
#	0	1	0	1	1
#	0	1	1	0	0
#	1	0	0	1	1
#	1	0	1	0	0
#	1	1	0	1	0
#	1	1	1	1	1
#					



```
#1 i0=1'b1; i1=1'b1;
#1 $stop;
end
endmodule
```

Full Subtractor:

```
// Module Name: FullSub
module FullSub(b_in, i1, i0, b_out, dif);
input b_in;
input i1;
input i0;
output b_out;
output dif;
assign {b_out,dif}=i0-i1-b_in;
endmodule

// Module Name: Stimulus.v
module Stimulus_v;

// Inputs
reg b_in;
reg i1;
```

```
reg i0;
       // Outputs
       wire b out;
       wire dif;
       // Instantiate the Unit Under Test (UUT)
       FullSub uut (
               .b in(b in),
               .i1(i1),
               .i0(i0).
               .b out(b out),
               .dif(dif)
       );
               initial
       begin
               $display("\t\t\t\t\tFull Subtractor");
               $display("\t\t-----");
               $display("\t\tB_in\t\tII\t\tiD\t\t\tB_out\t\tDifference");
               $display("\t\t-----"):
               $manitar("\t\t%b\t\t%b\t\t\t %b\t\t\ %b",b_in,il,i0,b_aut,dif);
               #9 $display("\t\t-----"):
        end
initial begin
               // Initialize Inputs
               b in = 0;i1 = 0;i0 = 0;
               #1 b in = 0;i1 = 0;i0 = 0;
               #1 b in = 0;i1 = 0;i0 = 1;
               #1 b in = 0;i1 = 1;i0 = 0;
               #1 b_{in} = 0;i1 = 1;i0 = 1;
               #1 b in = 1;i1 = 0;i0 = 0;
               #1 b in = 1;i1 = 0;i0 = 1;
               #1 b^{-} in = 1;i1 = 1;i0 = 0;
               #1 b in = 1;i1 = 1;i0 = 1;
               #2 $stop;
       end
   endmodule
```

www.EEENotes.in		
RESULT:		
Expt. No:	MULTIPLEXER & DEMULTIPLEXER	
Date :		
AIM:		
To implemen	nt Multiplexer & Demultiplexer using Verilog HDL.	
<u>APPARATUS R</u>	REQUIRED:	
• PC with Win		
 XILINX, Mo 	odelSim software.	


• FPGA kit.

• RS 232 cable.


PROCEDURE:

- ➤ Write and draw the Digital logic system.
- ➤ Write the Verilog code for above system.
- > Enter the Verilog code in Xilinx software.
- ➤ Check the syntax and simulate the above verilog code (using ModelSim or Xilinx) and verify the output waveform as obtained.
- > Implement the above code in Spartan III using FPGA kit.

Multiplexer:



#	4to1 Multip	lexer
# #	Input=10	 11
#		
#	Selector	Output
#		
#	{0,0}	1
#	{1,0}	
#	{0,1}	1
#	{1,1}	1
#		




PROGRAM:

Multiplexer:


```
// Module Name: Mux4to1
module Mux4to1(i0, i1, i2, i3, s0, s1, out);
  input i0;
  input il;
  input i2;
  input i3;
  input s0;
  input s1;
  output out;
          wire s1n,s0n;
          wire y0,y1,y2,y3;
          not (s1n,s1);
          not (s0n,s0);
          and (y0,i0,s1n,s0n);
          and (y1,i1,s1n,s0);
          and (y2,i2,s1,s0n);
          and (y3,i3,s1,s0);
          or (out,y0,y1,y2,y3);
endmodule
// Module Name: Stimulus.v
module Stimulus_v;
         // Inputs
         reg i0;
          reg il;
          reg i2;
         reg i3;
         reg s0;
         reg s1;
         // Outputs
          wire out;
```

Demultiple xer:



```
initial
      begin
                $display("\t\t\t 4to1 Multiplexer");
                $display("\t\t----");
                #1 $display("\t\t\t Input=%b%b%b%b",i0,i1,i2,i3);
                $display("\t\t-----");
                $display("\t\tSelector\t\t\tOutput");
                $display("\t\t----");
                $monitor("\t\t{%b,%b}\t\t\t\t\b",s0,s1,out);
                #4 $display("\t\t-----");
        end
        initial
        begin
                i0=1; i1=0; i2=1; i3=1;
                #1 s0=0; s1=0;
         #1 s0=1; s1=0;
                #1 s0=0; s1=1;
                #1 sD=1; s1=1;
                #1 $stop;
        end
endmodule
Demultiplexer:
// Module Name: Dux1to4
module Duxlto4(in, s0, s1, out0, out1, out2, out3);
  input in;
  input s0;
  input s1;
  output out();
  output out1;
  output out2;
  output out3;
        wire sOn.s1n:
        not(s0n,s0);
        not(sln.sl):
        and (out0,in,sln,s0n);
        and (out1,in,s1n,s0);
        and (out2.in.s1.s0n):
        and (out3,in,s1,s0);
endmodule
// Module Name: stimulus.v
module stimulus_v;
        // Inputs
```

Output:			
#		1to4 Demultiplexer	
#			
#		Input=1	
#			
#	Status		Output
#			
#	{0,0}		1000
#	{0,1}		0100
#	{1,0}		0010
#	{ , }		0001
#			



```
.out2(out2),
       .out3(out3)
);
initial
begin
$\frac{1}{3}\display("\t\t 1\to4 Demultiplexer");
$display("\t\t----");
#1 $display("\t\t\tInput=%b",in);
$display("\t\t----");
$display("\t\tStatus\t\t\tDutput");
$display("\t\t----");
$manitar("\t\t{%b,%b}\t\t\t\t%b%b%b%b",s1,s0,aut0,aut1,aut2,aut3);
#4 $display("\t\t----");
end
initial
begin
in=1;
#1 s1=0;s0=0;
 #1 s1=0;s0=1;
#1 s1=1;s0=0;
#1 s1=1;s0=1;
#1 $stop;
end
```

RESULT:

endmodule

Expt No: IMPLEMENTATION OF COUNTERS

Date:

AIM:

To implement Counters using Verilog HDL


APPARATUS REQUIRED:

- PC with Windows XP.
- XILINX, ModelSim software.
- FPGA kit.
- RS 232 cable.

PROCEDURE:

- ➤ Write and draw the Digital logic system.
- ➤ Write the Verilog code for above system.
- ➤ Enter the Verilog code in Xilinx software.
- ➤ Check the syntax and simulate the above Verilog code (using ModelSim or Xilinx) and verify the output waveform as obtained.
- ➤ Implement the above code in Spartan III using FPGA kit.

Counter:



PROGRAM:

2- Bit Counter:


```
// Module Name: Count2Bit
module Count2Bit(Clock, Clear, out);
  input Clock;
  input Clear;
  output [1:0] out;
         reg (1:0)out;
         always@(posedge Clock, negedge Clear)
         if((~Clear) || (out>=4))out=2'b00;
          else out=out+1;
endmodule
// Module Name: Stimulus.v
module Stimulus_v;
         // Inputs
         reg Clock;
         reg Clear;
         // Outputs
         wire (1:0) out;
         // Instantiate the Unit Under Test (UUT)
         Count2Bit uut (
                  .Clock(Clock),
                  .Clear(Clear),
                  .out(out)
         );
         initial
         begin
                  $display("\t\t\t\2 Bit Counter");
```

```
$display("\t\t-----");
$display("\t\tClock\t\tClear\t\tOutput[2]");
$display("\t\t-----");
$monitor("\t\t %b\t\t %b\t\t %b ",Clock,Clear,out);
#28 $display("\t\t-----");

end
always
#1 Clock=~Clock;
initial
begin

Clock=0;Clear=0;
#10 Clear=1;
#16Clear=0;
#2 $stop;
end
endmodule
```

#	2 Bit Counter		
#			
#	Clock	Clear	Output(2)
#			
#		0	00
#	1	0	00
#		0	00
#	1	0	00
#		0	00
#	1	0	00
#	0	0	00
#	1	0	00
#	0	0	00
#	1	0	00
#	0	1	00
#	1	1	01
#		1	01
#	1	1	10
#	0	1	10
#	1	1	11
#	0	1	11
#	1	1	00
#	0	1	00
#	1	1	01
#	0	1	01
#	1	1	10
#		1	10
#	1	1	11
#		1	11
#	1	1	00
#		0	00
#	Ī	Ō	00
#			



www.E	EEENotes.in	
	RESULT:	
	141351 /Digital /Lab Manual	Page 99

Expt No: IMPLEMENTATION OF REGISTERS

Date:

AIM:

To implement Registers using Verilog HDL


APPARATUS REQUIRED:

- PC with Windows XP.
- XILINX, ModelSim software.
- FPGA kit.
- RS 232 cable.

PROCEDURE:


- > Write and draw the Digital logic system.
- ➤ Write the Verilog code for above system.
- ➤ Enter the Verilog code in Xilinx software.
- ➤ Check the syntax and simulate the above Verilog code (using ModelSim or Xilinx) and verify the output waveform as obtained.
- ➤ Implement the above code in Spartan III using FPGA kit.

Register:



OutPut:

#		2 Bit Register		
#	Clock	Clear	Input[2]	 Output(2)
# #	0	 D	 00	 00
#	ĺ	Ö	00	00
#	0	0	01	00
#	1	0	01	00
#	0	0	10	00
# #	1 []	0	10 11	00 00
#	1	0	11	00
#	D	1	 00	00
#	1	1	00	00
#	0	1	01	00
# #	1 N	1	01 10	01 n:
#	и 1	1	10	01 10
#	0	i	11	10
#	1	1	11	11
#	0	0	11	00
# #	1 n		11	00
#	0	0	11	00



PROGRAM:

2 – Bit Register:

```
// Module Name: Reg2Bit
module Reg2Bit(Clock, Clear, in, out);
  input Clock;
  input Clear;
  input (0:1) in;
  output [0:1] out;
         reg (0:1) out;
         always@(posedge Clock, negedge Clear)
                  if(\sim Clear) out = 2'b00;
                  else out=in:
endmodule
// Module Name: Stimulus.v
module Stimulus v;
         // Inputs
        reg Clock;
         reg Clear;
         reg (0:1) in;
        // Outputs
         wire (0:1) out;
        // Instantiate the Unit Under Test (UUT)
        Reg2Bit uut (
                 .Clock(Clock),
                 .Clear(Clear),
                 .in(in),
                 .out(out)
         );
         initial
         begin
                 $display("\t\t\t 2 Bit Register");
                 $display("\t\t-----");
                 $display("\t\tClock\t\tClear\t\tInput[2]\t\tOutput[2]");
```

```
$display("\t\t----");
     #19 $display("\t\t-----");
     end
always
     #1 Clock=~Clock;
initial
begin
      Clock=0;Clear=0;
           in=2'b00;
     #2 in=2'b01:
     #2 in=2'b10;
     #2 in=2'b11;
     #2 Clear=1;
           in=2'b00;
     #2 in=2'b01;
     #2 in=2'b10;
     #2 in=2'b11;
     #2 Clear=0;
     #1; //Gap for display.
     #2 $stop;
end
```

endmodule

www.l	EEENotes.in	
	DECLU T.	
	RESULT:	
	141351 /Digital /Lab Manual	Page 104