


Module-IInd

i) Branch Instruction :- are used to jump the program counter from one memory location to the another by loading the program counter with the new address.



conditional jump unconditional jump
it will check the condition if condition is fulfilled then it will execute the instruction of that memory location.

Branch


Jump

Call

conditional unconditional unconditional
In jump instruction we will jump the new address and will not return the old address.

→ close loop

In call instruction we jump from the main to the new address after that we will return to the next odd address.



JUMP

unconditional

conditional

JMP 16-bit address

ex:-

JMP 2050 // unconditional jump. break the normal sequence.

Conditional Jump :- In conditional jump, first the instruction will condition check karega and if the condition is fulfilled then it will jump.

JNZ 16-bit address

↳ Jump on Non-zero

JZ 16-bit Address

↳ Jump on Zero

TNC 16-bit Address

↳ Jump on non-carry

JC 16-bit Address

↳ Jump on carry

JPE 16-bit Address

↳ Jump on even parity

JPO 16-bit Address

↳ Jump on odd parity

IP 16-bit address

→ Jump on plus.

JM 16-bit address

→ Jump on minus.

$$\text{eq: } A = A - B$$

MVI A 00

SUB B

TWZ 5060 Jump to 5060 when the zero flag is reset.

CALL


conditional

unconditional

→ All interrupt is of CALL type.

① Save the content of program counter in Stack memory then load the program counter with new address.

How to save the content of PC.



To return into the main-main program we write the return instruction by using RET instruction.

$SP \rightarrow PC_L$
 $SP+1 \rightarrow PC_H$
 $SP \rightarrow SP+2$

$SP = 3050$

$SP-2$	$304E$	15
$SP-1$	$304F$	20

$SP \rightarrow 304E$

$PC = 3050$

/

RETI

$SP \rightarrow PC_L (15)$

$SP+1 \rightarrow PC_H (20)$

CNZ

L → 16 bit address

Carry (0hl on Non - Zero)

CZ

16 bit address

Call on Zero.

CNC

16 bit address

Call on Non - carry

CO

16 bit address

Call on carry.

CPE

16 bit address

Call on even parity

CPO

16 bit address

Call on odd parity

CP

16 bit address

Call on plus.

CM

16 bit address

Call on minus.

Q MAP for a addition of 8 bit number series starting 2101 onwards, the location 2100 has the number of hexa-decimal bytes to be added. Store the final result at 2300 f MSB at 2301.

Hoodoo Hill

Mineral World

14 Vicks

Miss AAA

Sp. 239

Chlorophyll

~~88888 AT2~~

1990-05-14

1997-1998

H 307 A 5 yrns [38] - 10008

Digitized by srujanika@gmail.com

1000-0718-PYR-F-19 2002

2001-2002

Digitized by srujanika@gmail.com

17.8.2011 - 2008

H. YUEN 800 1000

11/16/14 10:41:47 - 08:11 100%

1990-1991
1991-1992
1992-1993

Digitized by srujanika@gmail.com

Digitized by srujanika@gmail.com

1920 542 - 150 - 100

As a result of the above, the following recommendations are made:

ANSWER: 100 (100% of the time)

1998-05-20

2024 AI 2024-2025

Page 10 of 10

99 100

卷之三

10. *Leucosia* (L.) *leucostoma* (L.) *leucostoma* (L.) *leucostoma* (L.)

Q. InAP to multiply two 8 bit number
 store in memory location 2000 & 2001
 and store the result at memory
 location 2002.

```

    MVI A 00H
    LXI H 2000H      B → 05
    MOV B M
    INX H
add1. ADD M
    DER B
    JNZ add1
    STA 2002
    HLT
  
```

3000	3E	MVI A 00H
3001	00	
3002	21	LXI H 2000H
3003	00	
3004	20	
3005	46	→ MOV B M
3006	23	→ INX H
→ 3007	86	→ ADD M
3008	05	→ PCR B
3009	C2	
300A	07	JNZ add1
300B	30	
300C	32	
300D	02	STA - 2002
300E	20	
300F	76	→ HLT

(4) find the highest no. b/w the memory set 2001 - 200A and store the result at 200B.

J.E TOT ADD A STA 200A
 MVI A, 0BH
 LDA 200A
 SUB A, B : A
 D SUB
 PN

LXT H 2001

MVI B, 09H

MOV A, M

add1: INX H XN 01 = DATA TOT

MOV C, M

CMP C

JNC add1

MOV A, C

(break)

add1: DER B

KXT JNZ add1

STA 200B

HLT

① Programming for time delay and counter.

Sometime

1

SUBT

TR

MAIN (TF)

Delay using loop,
large delay using nested loop.

We use conditional jump here.

for jumping

2012 JNZ 16-bit 10T / 7T

13

14

PC 16 bit 2015

PC 2015


during last
not jumping
case.

Microprocessor operate on 3MHz.

Time taken in 1T state = $\frac{1}{3}$ usec

for 10T state = $\frac{10}{3}$ usec.

Time delay for single loop



(7T) MVI A 0 $P = 00 \dots FF$

(4T) loop: DCR A.

JNZ, loop

No. of T state in delay
 $= \underbrace{1 \times 7}_{\text{MVI A,Q}} + \underbrace{4 \varnothing}_{\text{DCR A}} + \underbrace{(Q-1) \times 10}_{\text{when loop execute}} + \underbrace{1 \times 7}_{\text{when don't execute}}$

WIAP 1

- WIAP for 1 millisecond delay.
- calculate the maximum delay produced by single loop delay.

Sol Total number of T state =

$$= 7 + 4\varnothing + 10\varnothing - 10 + 7 \\ = 14\varnothing + 4$$

$$\text{Total delay} = \frac{(14\varnothing + 4) \times 10^{-6}}{3} = 10^{-3}$$

$$(14\varnothing + 4) = 3000$$

$$14\varnothing = 2996$$

$$13 \quad 54 \\ 13 \quad 3 \quad \varnothing = 214$$

$$15 \quad 214 \quad 4\varnothing \\ 16 \quad \underline{16} \quad \varnothing = D6$$

16

54

4\varnothing

16

6] $\varnothing = FF_{16}$

$\varnothing = 255$

$$(14 \times 255 + 4) \times \frac{1}{3} \times 10^{-6}$$

9] MVI A D6

loop 1: DCR A

$$3574 \times 10^{-6}$$


JNZ loop 1

$$\Rightarrow 1.19 \text{ ms}$$

8 200

5 200 INT

Delay using the Nesting of the loop



MVI B = P (d)P is representing data
 $(d_1)P \rightarrow (d_2)$

loop2: MVI C = Q

loop1: DER C

JNZ loop1

DCR B

JNZ loop2

calculate the T state required to execute this delay program.

$$+ X7 + 7 + 4P + (P-1)10 + IX7 + (P-1)10 \\ + 4P + IX7 + (P-1)$$

$$IX7 + DP[IX7 + (P-1)10 + IX7] + P \times 4 + \\ (P-1)10 + 7.$$

Calculate the maximum delay provided by the nested loop.

$$P = 255 \quad DP = 255 \quad (FF) = 16$$

$$7 + 255(IX7 + 255 \times 4 + 2540 + 7) + 255 \times 4 + \\ 2540 + 7.$$

$$= 914,944 \text{ ms.}$$

$$= 3$$

$$0.3049 \text{ m}$$

Write a program to calculate the maximum delay in single loop program using 16 bit registers.

LXI H FFFF 3 byte $\approx 10T$
loop: DCX H 1 byte $\approx 4T$

$$\text{Total } T \text{ state} = IX10 + (4369 \times 4 + 4368 \times 10 + IX7)$$

$$43692 \quad (43697 + 43680) \times 10^6 \quad JNZ \quad JPD1$$

$$17476 \quad 80 = 6116873 = 1 \times 10^6 \quad F28 \quad F811$$

$$43680 \quad 8100 = 20391 \times 10^6 \quad 8 - C \quad F29$$

$$61156 \quad 13 = 20.391 \text{ ms}$$

$$23 \quad 8E00 \quad 23 = F \times 8 \quad F \quad F28$$

16 bit delay to the 8 bit delay

$$= 20.391 \text{ A7D} = 17.3$$


gmp

Calculate the total delay using the 16 bit register in nested loop

⇒ Generate a clock signal for a frequency 1kHz

$$f = 1 \text{ kHz}$$

$$T = 10^{-3} \text{ sec} = 1 \text{ ms}$$



Restart Instruction (RST)

This is a CALL type instruction. It has a prefix RST followed by a location.

→ program counter jump on a prefix location.

becz we are loading the content of PC into Stack pointer.

1byte
inst

RST 0

$$0X0 = 100000000000$$

RST 1

$$0X1 = 100000000000$$

RST 2

$$0X2 = 100000000000$$


RST 7

$$0X7 = 56 \quad 0038$$

Content of SP and SP-1 and SP-2.

2015 RST 5 . 7772 ← 12 ← 1, 200000
 PC → 2016 1A7 3372 ← 0, 1-92

Content of PC stored in SP-1 and SP-2
 and RST's will load into the PC.



* PUSH and POP Instruction

PUSH (R_b) → Register pair BC ≈ BL

→ Register pair DE ≈ DH

⇒ This instruction is used to save the content of register pair into the stack memory.

(80) b 7772 ← 12 → 0000 B E → 16 bit register

(20) b 0010 → 1492 B E → 16 bit register

(→3013) PUSH B 31 83 → 101 200E

10011 → 12 → 3013 Stack Memory

SP ↗ 3FFF	
3FFE	31

SP-1 01b_H (31)

SP-2 31b_H (103)

3FFD	B3
------	----

SP ↗ 3FFD

register pair
 Ki lower bit

AB CD EF HG

A flag

PUSH PSW

before execution \rightarrow SP \rightarrow 3FFF
 \rightarrow SP-1 \rightarrow 3FFF [A] flag register
 \rightarrow SP-2 \rightarrow 3FFD

Now \rightarrow SP = 3FFD (work on last in first out)

POP INSTRUCTION

POP Sp

This instruction is used to copy the content of stack memory into the register pair.

SP is denoting that memory location that content is transferred to register pair lower bit and SP+1 will point to the memory location that content is transferred to higher register pair. SP \rightarrow SP+1

SP+1 \rightarrow SP now SP will point to SP+2.

300S POP D

20 18

SP \rightarrow 3FFF d, (08)

SP+1 \rightarrow 3F00 d, (06)

(18) 44

(19) 92

D, 2

SP \rightarrow 4001

(68) 59

(69) 92

18 3778

06 08 92

Q) Exchange the content of BC register with the DE register using push & pop instruction.

B C

12 34

D E

56 78

Program

() PUSH B B → SP → 3013

PUSH D

POP B B → 3013

POP D

SP - 1 3012

SP - 2 3011

34

POP B B → 3010

POP D D → 3010

SP - 3 300F

56

B C D → 300F

SP - 4 300E

78

56 78 12 34 SP → SP - 5

And finally SP → SP

* B have a string of 10 data stored at memory location 2001 and 200A

i) arrange this data into ascending order.

ii) arrange this data into descending order.

MVI D 009

Loop 3 LXJ A H 2001 2001 32

MVI B 09 2002 49

MOV A H B 2003 39

Loop 2 INX H 2004 A1

CMP M 2005 OF

JNC Loop1. 2006 F2

MOV C, A 2007 A3

MOV A, M 2008 B3 OF

MOV M, C 2009 F5 32

DCX H 200A BA 39

successor mov M, A 200B 49

INX H 200C A1

Loop1. DCR B 200D

JNZ loop2

DCR D loop 3.

200E 200F 200G 200H

(200) (400) (600) (800)

Some instruction related to interrupt

Overview of all interrupt and instruction related to 8085

Interrupt: External agent request to perform some special task.

Interrupt

Software Interrupt

Hardware Interrupt

which we writing of the program through external device

RST 0:5 RST 7:5 TRAP RST 6:5 RST 5:5

RST 1:5 RST 8:5 RST 9:5 RST 10:5

RST 2:5 RST 11:5 RST 12:5 RST 13:5

RST 3:5 RST 14:5 RST 15:5 RST 16:5

RST 4:5 RST 17:5 RST 18:5 RST 19:5

RST 5:5 RST 19:5 RST 20:5 RST 21:5

INTRA 600 RST 22:5 RST 23:5 RST 24:5


PE 700 RST 25:5 RST 26:5 RST 27:5

PP 800 RST 28:5 RST 29:5 RST 30:5

Vector Interrupt

In this program counter jump on prefix address

Non-vectorized Interrupt
In this we give address of memory at which the program has to jump.



TRAP RST7.5 RST6.5 RST5.5
Ad (0004) (003C) (0034) (002C)

INTR

$$5.5 \times 8 = 44 \text{ binary} \simeq \text{QC, H.}$$

$$6.5 \times 8 =$$

0	1	00
---	---	----

$$7.5 \times 8 = 60 \text{ F} \simeq 003C$$

law of notes in pg

PAGE No
DATE: / 201

Vectored Interrupt

PNP Non-maskable

Interrupt Maskable

means this type of interrupt we can mask means it cannot be masked (stop). It will not run during the program execution.

→ ITAP (means it will always execute no control at it),

→ RST 6.5
RST 5.5
RST 7.5
T29

Instruction related to interrupt

EI → Enable Interrupt

→ 1 byte instruction

→ to recognise interrupt in a program
If EI enable then program counter will jump on the specified address.

→ to provide privilege to the interrupt.

DI → Disable Interrupt

→ 1 byte instruction

→ to deactivate the interrupt in a program.

→ to change the priority

3) SIM → (Set Interrupt Mask) is used to mask/unmask a particular interrupt

	X		ME	RST 7.5	RST 6.5	RST 5.5
D7	D6	D5	D4	D3	D2	D1 D0

1 → mask

0 → non-mask

use use accumulator as a register.

→ permission to mask.

ME → Mask enable

↳ 1 → Mask enable

↳ only then we can counter the value of D₀ and D₂

→ 0 → mask disable

↳ if we are not bothered about the value of D₀ and D₂

D₄ → next state T-S flip-flop

L is used to triggered the flip-flop of RST T-S flip-flop

D₅ SDE: - serial data enable in this bit are

used to serial communication

D₇ SOD: - serial output data

NOP: - Non operation

↳ Only 1001 providing delay binning

→ 1 byte

→ 4 T state provide

Write a signal flow graph for the digital clock.
(draw)

(second, minute, hour → to display)


Signal flow graph ≈ flow chart

Jai Mao Saraswati

PAGE No.
DATE: / 201

Instruction
queue



bytes



segment
registers

index
and
pointer
registers


Memory



General purpose
Registers

	AL	BL	CL	DL	SH	DI	ST	SP
S	A1	B1	C1	D1	E1	F1	G1	H1
U	I1	J1	K1	L1	M1	N1	O1	P1

Index
and
pointer
Registers



FLAGS

- * 8086 is an 16 bit microprocessor. It means all arithmetic and logical operation perform 16 bit data.
- * It work on 5MHz, 8MHz, 10MHz frequency. In 8085 $T = \frac{1}{3} \mu s = 0.33 \mu s$ In 8086 $T = \frac{1}{5} = 0.2 \mu s$
It is fast as compared to 8085.
- * It has 20 address line while In 8085 has 16 address line. In 8086 means it have 2^{20} memory location (1 MHz).
- * It has 1 Megabyte memory (which is 16 times more than 8085).

Internal Architecture is divided into two part unit

- i) Bus interface unit (BIU)
- ii) Execution unit (EU)

fⁿ of EU is to decode the instruction to execute the instruction.

fⁿ of BIU is the bridge b/w the memory / I/O device and execution unit.

fⁿ of BIU :- * fetch the instruction from the memory.


* Write data in to the memory.

* Read / write from the I/O device.

→ fetching and executing unit are different.

fetching

BIU



PAGE NO. 1 / 201
DATE: 1 / 201

decoding

EU

executing

In 8085

use the concept of pipelining in 8086. but in 8085 there is no concept of pipelining. execution and bus interface unit are working parallelly.

Execution unit will decode the instruction received from the bus interface unit (BIU)

* generate the control signal required to execute the instruction.

* Execute the instruction.

Execution unit has following functional group:-

i) General purpose register (8 bit/16 bit)

ii) Base & Index register (16 bit)

iii) AX, BX, CX, DX, SI, DI, IP, CS, DS, SS, ES, FS, GS

flag register

Instruction decoder of Control subsystem.

i) General Purpose Register :- 8086 has 8 bit & 16 bit general purpose registers.

AH, AL, BH, BL, CH, CL, DH, DL and can be used as 16 bit

AX (AH + AL), BX (BH + BL), CX (CH + CL), DX (DH + DL).

$$BX = BH + BL \quad (16 \text{ bit})$$

$$CX = CH + CL \quad (\text{register})$$

$$DX = DH + DL \quad (\text{register})$$

→ Pointer.

ii) Base & Index Register :- In 8086, there are two 16 bit base registers. One is SP (Stack Pointer) and one is BP (Base Pointer). There are two index registers, SI (Stack Index) and DI (Data Index). The stack index register

The main purpose of these registers is to store the offset address of the memory.


- ALU :- same as 8005
- to perform arithmetic & logical operation.
- how you can control the status.

* Flag Register :- 16 bit, 9 flag controlling conditional.

It is a 16 bit register and it has total 9 flags divided into two categories i)

Conditional flag

ii) Controlled flag



flag

Conditional Instruction

Controlled

- + Carry flag (0) + TRAP (8)
- + Parity flag (1) + Interrupt (9)
- + Auxiliary carry (4) + Directional flag (10)
- + Zero (6)
- + Sign (7)
- + Overflow (11) (software)

Conditional flag is set or reset on the basis of operation.

Controlled flag :- It controls the operation (Hardware).

IP \simeq PC and executing one instruction.

→ store the address of next

of the program. (- i) .

Carry flag :- When there generate a carry from the MSB's of the data, the carry flag will be set.

D7 → 8 bit. flag.
D15 → 16 bit. flag.

Parity flag :- If result has even no. of 1's then parity flag will be set.

Auxiliary flag :- In case of 16 bit data, when there generate a carry from lower byte to upper byte. and in case of 8 bit data, when there generate a carry from lowest nibble to upper nibble then AF will be set.

Zero flag :- If the result is zero, then ZF will be set.

Sign flag :- When MSB is 1, then sign flag is 1. otherwise sign flag is 0. (0-255)

Overflow - When result is greater than 16 bit, then overflow flag is set.

2's complement max value means all (1111111) for unsigned.

Controlled flag → if there generate a carry then carry flag will be set.

Directional flag :- represent the direction of the program.

If it is 0, (i++) from bottom to top.

If it is 1, (--) then stop to bottom.
↳ decreasing

* Interrupt flag :- (Non maskable interrupt)
If it is 1, current instruction execute then it will recognize the flag and execute the interrupt.

If it is 0, interrupt will not recognize.

This flag is used to recognize the non maskable interrupt. If this flag value is 1 then processor execute the current instruction & check the status of non maskable interrupt.

* TRAP :- (Non maskable interrupt)
If this flag then after the execution of current instruction it will check the status of NMI (Non maskable interrupt). If this flag is 0 then after the execution of instruction it will not check the status of NMI.

Instruction decoder and control subsystem :-

Receive the instruction from bus interface unit.

Decode the instruction.

Generate the control signal.

Bus Interface Unit :- (fetching the data) and
↳ working parallelly with Execution Unit (EU)

→ It work as the interface b/w execution unit and the memory and I/O devices. Main purpose of BIU is to fetch the data.

and provide it to the execution unit.

Main functional block of 8086

- i) Instruction Pointer
- ii) Segment Register
- iii) Bus control and address generation.
- iv) Instruction queue.

Instruction Pointer :- It is an 16-bit register. Its

function is same as PC in 8085.

→ It represent the address of next instruction to be fetched.

Segment Register :- 8086 has 4, (16 bits) segment registers.

CS (Code Section)

DS (Data Section)

SS (Extra Segment)

ES (Stack Segment)

00000 -> no program

and the main of these register is represent the base address (physical) of the memory.

Bus control and Address generation unit :-

BA = Base Address + offset Address

(Memory Address)

BA is the combination of CS, SS, ES, DS
BA = Base + Index register

BA address remain in segment register.

Base

offset

P Code

→ DI OR SI

Data

→ DI OR SI

Extra

→ DI OR SI

Stack

→ SP OR BP

→ Segment register mei MSB ki 4 bit left hand side mei shift ho jayengi and add 4 to (at the end of the address).

DS → 2000 S1 : - 3240

baseaddress offset Address

New DS = 20000

Memory generation :- 20000

Range of DS :- 20000 to FFFF

Range of SI :- 3240 to FFFF

* Instruction queue :- it has 6 byte register. When BLU is free then it will store the instruction in the queue and work on the principle of FIFO.

Advantage :- ↑ the speed of up.