

Operating System is an interface b/w user & computer hardware.

User User User

User

Application

O.S

computer
H/W

```
main
{
    printf("Hello");
}
```

it internally calls
write() system
call in order to
communicate with
the monitor



System Call - It is the request made by the user program to the operating system in order to get any kind of service.

An operating system is also called as Resource allocator.

Resources

Hardware Type Software Type

Eg: Devices
Memory


Ex - files,

Goals of Operating System-

1. The primary goal of OS is convenience (easy to use)
2. The secondary goal of OS is efficiency

Types of OS-

1. Batch Operating System




- Let Job1 is getting executed by CPU, CPU instructions are getting executed if Job1 has to perform I/O operation, it will leave the CPU & go to I/O devices & execute I/O operation till that time, CPU is idle & still, it donot execute any other job. Because Batch system follows the strategy that if the job is completed completely (ie including CPU time & I/O time) than only another job is scheduling scheduled on CPU.
- It increases CPU idleness Hence decreases throughput of the system.

Throughput - the No. of job completed for unit time is called as throughput of the system.

- Ex:- IBM OS/2

2. Multiprogramming Operating System-




- OS will schedule job on the CPU

- Let J₂ get scheduled to CPU by OS. After executing some instn, it will leave for executing I/O operatn. When CPU will became idle, the another job is assigned to CPU for its execution so that idleness is decreased.

1. if the job is leaving CPU to perform I/O opern than another job which is ready for execution will be scheduled on the CPU.
2. we have
 1. Increased CPU utilization
 2. Increased CPU throughput of the system.

Ex- Windows, unix, Linux.

3. MultiTasking OS.




1. Multitasking is an extension of multiprogramming OS.

2. Job will be executed in the time sharing mode.

3. any job is executing for a particular time stamp (let 2ms) for

2ms J₁ is executed & then it is send back to memory & J₂ is send to

Ex- Window, Unix, LINUX.



- More than one CPU in a single system.

- Increased throughput as job getting executing in unit time will be more.

- Reliability/Fault tolerance system

- Economical- Buying 3 system with 1 CPU is costlier than purchasing a single system with 3 CPU ∴ it is cheaper.

Ex - UNIX

5. Multiprocessor System-

6. Real Time System- the systems which are strict deadly time bound are called as Real time os.

(there should be no delay while exⁿ inⁿ of program)

Two types- 1. Hard Real time - Missile system, Satellite system

2. Soft Real time - Banking sector

In hard real time, minor delay are not accepted but in soft real time, minor delay are accepted.

Ex- Sx works, Vx Works, RTOS

ISRO DRDO

```


int pid;
pid = fork();
if (pid < 0)
{
    printf("child process creation failed");
}
else if (pid == 0)
    printf("child process");
else
    printf("Parent Process");
}

```

1. Fork is a system call used to create the child process.
2. Fork returns negative value if the child process creation is unsuccessful.
3. Fork returns value 0 ; if the child to the newly created child process.
4. Fork return positive value (process id of child process) to the parent process.
5. When the child process is created by using Fork() system call the new m/m location will be allocated to the child process.
6. the parent & child processes will have same virtual address but physical addresses will be different.



for 1 fork

it will create a
child process



for 2 fork

(fork is viewed from it)



13

15 (d)

5

Process Management-

Program - passive
static

Process Concept-

Definition - the program under execution is called as process

for a program to be in execution -

1. it should reside in the main M/M.
2. it must be occupying the CPU to execute the instn.
3. Active and dynamic.

Process is having various attributes-

- (i) Process Id
- (ii) Process State
- (iii) Program Counter
- (iv) Priority

(v) General purpose registers ex-Accumulator etc.

(vi) List of open files → the files used by process currently.

(vii) List of open devices → the devices used by process.

(viii) protection information - whether any protection by OS or not.

(i) Process Id - It is the unique identification No which is assigned by the OS at the time of process creation.

(ii) Process state - the process state contains current state information of a process where it is residing.

(iii) Program Counter - It contains the address of the next instn to be executed.

(iv) Priority - the parameter assigned by the OS at the time of process creation.

Ex - 9, 2, 7 etc.

• the context of the process will be stored in PCB (Process Control Block).

Process id	Process status
Program ctr	Priority
GPR	LOF
LO Devices	Protection Info

→ PCB

(It implies that it is a process
in PCB)

- Every process will have its own PCB
- PCBs of the processes will also get stored in main M/M.
- PCB of any processes get implemented with the help of Double linked list.

• Process is having various states:

- New State
- Ready State
- Running State
- Wait or Block State
- Termination or Completion State
- Suspend Ready state
- Suspend Wait or Suspend Block state


• the various operation will be performed on the process-

- Creating a process
- Scheduling a process
- Dispatching a process
- Killing or Terminating
- Executing
- Suspend
- Resume

Process State Diagram-

- 1. Initially Process will be in New state (i.e process is under creation or being created)
- 2. Once the process is created, it will enter into Ready state
- 3. So many process will be in ready state for getting executed from them, a process is selected & that will be dispatched on to the running state.
- 4. When a process is in run state, it is occupying CPU & executing the instruction of process & performing the CPU time activities.
- 5. At a time, only a single process can be in run state.
- 6. While run If the running process require I/O operation, that will move on to wait or Block state.
- 7. In the wait state also, there will be multiple No. of processes. It means, multiple processes will perform I/O operation simultaneously.
- 8. If the running process completes, it goes to termination state.
- Multiprogramming is categorized into two types-
 - (i) Non-preemptive
 - (ii) Preemptive / Multitasking / Time sharing
- Non preemptive- process is not forced to block in mid of its execution. It ends when its complete its ex?
- Preemptive- When program process is forcefully block in mid of execution because of priority or expiration of time quantum.
- All the multitasking is indirectly multiprogramming. Not all multiprogramming is multtasking.

- A process is preempted because of priority also if a low priority process is running & a high priority process come in ready state, it is made to stop.
- When the process is in the ready, wait, running or block state it is residing in the main memory.
- When process is preempted in mid due to expire of time quantum or priority, it goes to ready state.
- When process is in block state or wait state, & I/O opⁿ complete it move to ready state.
- Since so many process are in ready state if the resources are not sufficient to manage the process in ready state than some of the processes will be suspended & they will be moved on to suspend steady state.
- When process is in suspend steady state, it is residing in the "Backing Store (Secondary Memory)"
- If so many process come for I/O operation & resources are not sufficient to manage the process in wait state, so process are suspended & moved to suspend wait state, residing in the backing store.
- Process is in wait state, Let P_L is the process with low priority & present in wait state & executing the I/O opⁿ. Let the process completes the I/O operation & about to go to ready state but at same time, a high priority came & due to deficiency of resource P_L is moved to suspend wait state. Since it has completed the opⁿ, it is suddenly moved to suspend steady state from suspend wait state.



in the main memory at any point of time is called as degree of multiprogramming.

Processes are categorized into two types

1. CPU bound processes
2. I/O bound processes

CPU Bound Process - The processes which require more amount of CPU time are called as CPU Bound processes.


- these processes will spend more time in the running state.

I/O Bound Process - the processes which require more amount of I/O time are called as I/O bound processes

- these processes will spend more time in the Wait or Block state.

- Each & every time when the process is moving from one state to other state, the context of the process will change.

Context switching -



- Saving the context of one process & loading the context of another process is called as context switching.

- If the context of the process is more than the context switching time will also increase which is undesirable.
- the context switching time is considered as overhead for the system.

Scheduler- In OS, there are 3 different schedulers-

(i) Long term Scheduler/Job Scheduler -

(ii) the LTS is responsible of creating & bringing the new processes into the system.

(ii) Short Term Scheduler/CPU scheduler - it is responsible of

selecting one of the process from the ready state for scheduling on to the CPU or running state.

(iii) Mid Term Scheduler/Medium Term Scheduler - It is responsible of suspending &

resuming the processes.

the job done by mid term scheduler is called as swapping.

(swapping from main M/M to sec. M/M or vice versa)

Schedulers are basically processes of OS.

Dispatchers - 1. it is responsible of performing context switching

2. it is also responsible of loading of selected job

on to the CPU.

NOTE- In some special case, if there is only one process still that is called as context switching.

Ex- Round Robin Scheduling with 1 process.

• Long Term scheduler controls degree of multiprogramming as more the process created by LTS more will be degree.

• the long term scheduler should select good comb of CPU & I/O bound process in order to get good throughput for system

Ques- Consider a system which has n -CPU processors than what is the minimum & max. No of process that may present in Ready, Running & Block state?

	min	max
Ready	0	Any
Running	0	n
Block State	0	Any

• Any depends on maximum degree of multiprogramming in system

• Process is having different times-

(i) Arrival Time (A.T) - The time when the process is arrived into ready state is called as arrival time of the process.

(ii) Burst Time (B.T) - the time required by the process for its execution is called as burst time.

(iii) Completion Time - the time when the process is completing its total execution.

(iv) Turn Around Time - the time difference b/w completion time & arrival time.

$$\{ TAT = CT - AT \}$$

(v) Waiting time - the time difference b/w turn around time & burst time.

$$\{ W.T. = TAT - BT \}$$

(vii) Response time - the time difference b/w first response (RT) & arrival time.

CPU Scheduling

Where - Ready State

Who Short Term Scheduler

When (a) 1. Run \rightarrow Termination - process goes from run to termination \therefore CPU become idle so a new process has to be assigned.

2. Run \rightarrow Ready

3. Run \rightarrow Wait

(b) Wait \rightarrow Ready Let a low priority P_L is running or a new process with high priority complete I/O & move to ready state \therefore So P_L has to be pre-empted & P_H will be scheduled.

Let a high Priority P_H is running & P_L come to ready state from wait state: Scheduling Algo is applied & decision is to continue with P_H .

(c) New \rightarrow Ready (to check if a high priority process had arrived or Not)

Goals- 1. Maximize the utilization of CPU & throughput of system
2. minimize the avg. TAT, avg. W.T & avg. R.T.

Algorithms- 1. First Come First Serve (FCFS):

Criterial: Arrival Time

Mode: Non Pre-emptive

2.

1

3

Find Avg. TAT & Avg. WT = ?

3.

2

4

4.

3

6

5.

4

5

$$\{ \text{TAT} = CT - AT \}$$

$$CT_1 = 2$$

$$\{ \text{WT} = TAT - BT \}$$

$$CT_2 = -$$

GIANTT CHART-

	P ₁	P ₂	P ₃	P ₄	P ₅
	0	2	5	9	15, 20

CT₁ CT₂ CT₃ CT₄ CT₅

$$TAT_1 = 2 - 0 = 2, TAT_2 = 5 - 1 = 4, TAT_3 = 9 - 2 = 7, TAT_4 = 15 - 3 = 12, TAT_5 = 20 - 4 = 16$$

$$TAT_1 = 2 - 0 = 2, TAT_2 = 5 - 1 = 4, TAT_3 = 9 - 2 = 7, TAT_4 = 15 - 3 = 12$$

$$\text{Avg. TAT} = \frac{2+7+4+12+16}{5} = 41 = 8.2 \text{ unit}$$

$$WT_1 = 0, WT_2 = 2, WT_3 = 3, WT_4 = 6, WT_5 = 11$$

$$\text{Avg. WT} = \frac{21}{5} = 4.2 \text{ unit}$$

Ques-	P. No	AT	BT	CT	TAT	WT	Avg TAT & WT = ?
-------	-------	----	----	----	-----	----	------------------

1 6 5 31 25 20

2 3 4 12 9 5

3 4 8 20 16 8

4 1 2 3 2 0 | P₄ | P₆ | P₂ | P₃ | P₅ | P₁

5 5 6 26 21 15 0 1 3 8 12 20 26 36

6 2 5 8 6 1

$$\frac{79}{6} \frac{49}{6}$$

$$13.16 \quad 8.16$$

$$TAT = 13.16$$

$$WT = 8.16$$

NOTE - if the arrival times of the processes are matching then schedule the process which has lowest Process Id.

Ques 4-

PNo	AT	BT	CT	TAT	WT	
1	3	2	7	4	2	
2	9	6	15	6	0	
3	12	8	23	11	3	P ₄ P ₁ P ₆ P ₂ P ₃ P ₅
4	2	3	5	3	0	0 2 5 7 8 9 15 23 28
5	15	5	28	13	8	
6	3	1	8	5	4	
				42	17	
				6	6	TAT = 7
				= 7	2.83	WT = 2.83

Ques 5-

PNo	AT	BT	CT	TAT	WT	
1	0	20	20	20	0	P ₀ P ₂ P ₃
2	1	2	22	21	19	0 20 22 24
3	2	2	24	22	20	
						TAT = 21
				39/3 = 13		WT = 13.

P.No

P.No	AT	BT	CT	TAT	WT	
1	0	2	2	2	0	P ₀ P ₃ P ₃
2	1	2	4	3	1	0 2 4 24
3	2	20	24	22	2	
						Avg WT = 1
				1		TAT = 9

process (large BT) than it will have major effect on avg. waiting time of processes. This effect is called as the convoy effect.

2. Shortest Job first Algorithm-

Criterial: Burst time

Mode: (i) Non Preemptive

(ii) Preemptive

(i) Non Preemptive-

Ques	PNo	AT	BT	CT	TAT	WT					
1	0	7	7	7	7	0					
2	1	2	10	9	7	2	P ₁	P ₄	P ₂	P ₃	P ₅
3	2	3	13	11	8	0	7	8	10	13	17
4	3	1	8	5	4						
5	4	4	17	13	9		Avg WT = 5.6				
			45	28			Avg TAT = 9				

Ques NOTE - If the burst time of processes are matching, then schedule the process which has lowest arrival time.

If AT also matches, choose for ID.

Ques	PNo	AT	BT	CT	TAT	WT						
1	6	8	25	29	13	1	P ₄	P ₆	P ₅	P ₃	P ₂	P ₁
2	3	5	17	14	9	0	2	4	5	8	12	17
3	8	4	12	84	0							
4	2	2	4	2	0							
5	5	3	8	5	0		∴ Avg TAT = 8.5 7.16					
6	4	1	5	1	0		WT = 4.66 3.33					
			45	28			8.5 4.66					
							7.16 3.33					



(ii) Pre-emptive (Shortest Remaining Time First)

Criteria: Burst time

Mode: Preemptive

P No	AT	BT	CT	TAT	WT	
1	1	7.6	22	21	1.6	
2	2	8.4	16	14	9	P ₁ P ₂ P ₃ P ₄ P ₃ P ₅ P ₆ P ₇ P ₁
3	3	3.2	7	4	1	0 1 2 3 4 5 7 9 12 16 22
4	4	1	5	1	0	
5	5	2	9	4	2	
6	6	3	12	6	3	Avg TAT = 8.33
			56	28		WT = 5
				8.33	4.83	

Ques-	P.No	AT	BT	CT	TAT	WT	
	1	5	6	23	18	12	
	2	1	8.6	45	4	1	P ₄ P ₂ P ₆ P ₂ P ₄ P ₄ P ₅ P ₁ P ₁
	3	4	8	31	27	19	0 1 2 3 5 6 14 17 23
	4	0	7.65	11	11	4	
	5	3	6	17	14	8	
	6	2	10	3	1	0	Avg TAT = 12.5
				75	44		Avg WT = 7.33 M -

Ques.	PNO	AT	BT	CT	TAT	WT	
	1	2	8.7	27	25	18	
	2	7	10	9	2	1	P ₁ P ₄ P ₄ P ₄ P ₃ P ₃ P ₂ P ₄ P ₅ P ₆ P ₁
	3	6	2.16	8	2	0	0 2 3 4 5 6 7 8 9 12 18 20 2
	4	3	6.84	12	9	3	
	5	5	4	16	11	7	Avg TAT = 10.66
	6	5	4	20	15	11	WT = 6.50
				64	38		

4 8 3 | 13 | 5

33

4

Avg TAT = 825 N


Ques	PNo	AT	BT	CT	TT	Total W.T of P ₂ using SRTF ?							
						P ₁	P ₁	P ₂	P ₃	P ₂	P ₃	P ₄	
1	0	20	20	20	0								
2	15	25	55	40	15	P ₁	P ₁	P ₂	P ₃	P ₂	P ₃	P ₄	
3	30	10	40	10	0	0	15	20	30	40	45	55	
4	45	15	70	25	10								

$$WT = 40 - 25 = 15 \quad } \quad \text{Avg TAT} = 33.75$$

$$WT = 6.25. N.$$

Ques Consider 3 processes A, B, C to be scheduled as SRTF Algorithm
 the process A is known to be scheduled first & when A has been running for 7 units of time, the process C arrived. The process C has run for 1 unit of time than the process B arrives & completed running in 2 unit of time. what could be the minimum burst time of processes A, B, C?

$$P_B = 2$$




$$1 + y > 2 \quad \text{Let } y = 3 \quad \therefore P_C = 4$$

$$\therefore A = 12 \quad C = 4 \quad \text{for min.}$$

Round Robin Scheduling Algorithm

Criterias: Time Quantum or time slice / Arrival time

Mode: Preemptive



TQ Expires

Ques - Let TQ = 2 Avg TAT & WT = ?

WT	PNo	AT	BT	CT	TT	Ready Queue	P ₁	P ₂	P ₃	P ₁	P ₄	P ₅	P ₂	P ₆	P ₅	P ₂	P ₆	P ₅	
4	1	0	4/2/0	8	8	P ₁ , P ₂ , P ₃ , P ₁ , P ₄ , P ₅ , P ₂ , P ₆ , P ₅ , P ₂ , P ₆ , P ₅	0	/2	4	6	8	9	11	13	15	17	18	19	21
12	2	1	5/3	18	17	context switching													
2	3	2	2/0	6	6	Avg TAT = 10.83													
5	4	3	1/0	9	6	WT = 7.33													
11	5	4	6/2	21	17	Response time - P ₁ =0 P ₂ =2 P ₃ =4 P ₄ =8													
10	6	5	3/1	19	13	P ₅ =9													
44			65			∴ Avg RT = 23/6 = 3.83													

$$\begin{aligned}
 R \cdot T P_1 &= 0 \cdot 0 & RTP_2 &= 2 - 1 & RTP_3 &= 4 - 2 & RTP_4 &= 8 - 3 & RTP_5 &= 9 - 6 & RTP_6 &= 13 - 5 \\
 &= 0 & &= 1 & &= 2 & &= 5 & & &= 8
 \end{aligned}$$

$$\text{Avg. Response time} = \frac{\text{tot}}{3} = \frac{0+66}{3} = 22 = 3.33$$

Date: / /
Page No.

TQ = 3

<u>Ques-</u>	<u>PNo</u>	<u>AT</u>	<u>BT</u>										
1	5	52		RQ: P ₄ , P ₅ , P ₃ , P ₂ , P ₄ , P ₁ , P ₆ , P ₃ , P ₂ , P ₄ , P ₁ , P ₃									
2	4	63											
3	3	74		P ₄ P ₅ P ₃ P ₂ P ₄ P ₁ P ₆ P ₃ P ₂ P ₄ P ₁ P ₃									
4	1	83		0 1 4 6 9 12 15 18 21 24 27 30 32 33									
5	2	20											
6	6	30											
	CT	TAT	WT	RT									
1	33	27	22	10									
2	27	23	27	5	Avg TAT = 21.33								
3	33	30	23	13	WT = 12.33	16							
4	30	29	20	0	RT = 5.33								
5	6	4	2	2									
6	21	15	12	12									
	IR8	96	32										

<u>Ques-</u>	<u>PNo</u>	<u>AT</u>	<u>BT</u>	<u>CT</u>	<u>TT</u>	<u>WT</u>	<u>RT</u>	<u>TQ=2</u>
1	2	316	16	14	11	2		
2	5	31	19	14	11	8		RQ: P ₃ , P ₆ , P ₁ , P ₃ , P ₄ , P ₅ , P ₆ , P ₂ , P ₁ , P ₃ , P ₂
3	0	8426	18	18	12	0		
4	3	40	9	6	5	5		P ₃ P ₆ P ₁ P ₃ P ₄ P ₅ P ₆ P ₂ P ₁ P ₃ P ₂
5	4	20	11	7	5	5		0 2 4 6 8 9 11 13 15 16 18 19
6	1	420	13	12	8	1		
			71 52 21					Avg TAT = 11.83
			11.83	8.66	3.5			WT = 8.66
								RT = 3.5

- In RR Algorithm, if the time quantum is less than no of context switches will increases & response time will be less.
- if the time quantum is large, than the no. of context switches will decrease & response time will be more.

- if the time quantum is greater than all the burst times, then algorithm simply behaves like FCFS Algorithm.

- Ques - consider a system which has four processes P_1, P_2, P_3, P_4 All arriving in ^{time} Greedy queue in same order at the time 0. the Burst requirement of these processes are 4, 1, 8, 1 respectively then, what is the completion time of process P_1 assuming RR scheduling with a TQ as 1?

(a) 7 (b) 8

(c) 9 (d) 10

P_1	P_2	P_3	P_4	P_1	P_3	P_1	P_3	P_1
0	1	2	3	4	5	6	7	8


- Ques - Consider n processes sharing the CPU in RR fashion. the context switching time is 's' than what must be time quantum 'q' such that, the no. of context switches are reduced but at the same time each process is guaranteed to get its job/twin after every 't' seconds of time?

$$(n-1)q + ns = t$$

$$\left. \begin{array}{l} q = t - ns \\ n-1 \end{array} \right\}$$

$$(n-1)(q+s) = t \quad nq+s = t$$

$$\left. \begin{array}{l} (n-1)(q) + ns = t \\ q = \frac{t - ns}{n-1} \end{array} \right\} \quad q = \frac{t-s}{n-1}$$



4. Longest Job First Algorithm- Job with longest burst time will be scheduled first

Criteria: Burst time

• throughput of

Mode : (i) preemptive

system decreases

(ii) Non preemptive

by L.J.F)

(i) Non preemptive-

Ques	P.No.	AT	BT	CT	TAT	WT	Avg TAT & WT?
	1	0	2	2	2	0	
	2	1	4	17	16	12	
	3	2	5	7	5	0	P ₁ P ₃ P ₅ P ₂ P ₄
	4	3	3	20	17	14	0 2 7 13 17 20
	5	4	6	13	9	3	Avg TAT = 9.8
				49	29		WT = 5.8

Note- 1. if the burst time of processes are matching, then schedule the process which has lowest arrival time.

Ques	P.No	AT	BT	CT	TAT	WT	
	1	4	4	22	18	14	
	2	3	3	29	26	23	P ₄ P ₆ P ₃ P ₁ P ₅ P ₂
	3	5	8	18	13	5	0 1 3 10 18 22 26 29
	4	1	2	3	2	0	Avg TAT = 14.5
	5	6	4	26	20	16	WT = 9.83
	6	2	7	10	8	1	
				87	59		
						14.5 9.83	

(ii) Longest Remaining Time first (Non-preemptive LRTF)

Ques-	PNo	AT	BT	CT	TAT	WT	
	1	1	21	31	20	18	
	2	2	432	20	18	14	P₁ P₂ P₃ P₄ P₃ P₁
	3	3	88K3	13	14	8	0 1 2 3 4 7 13 21
	4	4	876	12	8	0	Avg TAT
			5432	60	40		
				15	10		P₁ P₂ P₃ P₄ P₄ P₃ P₂ P₁
							0 1 2 3 4 5 12 17 20 21
							P₁ P₂ P₃ P₄ P₅ P₆ P₇ P₈ P₉ P₁₀ P₁₁ P₁₂ P₁₃ P₁₄ P₁₅ P₁₆ P₁₇ P₁₈ P₁₉ P₂₀ P₂₁

	CT	TAT	WT	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
1	18	17	15	
2	19	17	13	
3	20	17	11	
4	21	17	9	
		68	48	
			17 12	

Ques	P.No	AT	BT	CT	TAT	WT	
	1	0	2	12	12	10	
	2	0	432	13	13	9	P₃ P₂ P₃ P₂ P₃ P₁ P₂ P₃ P₁ P₂ P₃
	3	0	876	14	14	6	0 4 5 6 7 8 9 10 11 12 13 14
				39	25		Avg TAT = 13
				13	8.33		

Life Cycle of a process-

CPU time

I/O time

CPU time

I/O time


2. I/O - single process accessing I/O allowed
3. CPU, I/O \rightarrow valid (1 access CPU & other I/O)
4. I/O, I/O, I/O \rightarrow Invalid
5. CPU, I/O, I/O \rightarrow valid
6. CPU, CPU, I/O \rightarrow invalid (as two processes cannot access CPU simultaneously)

Ques-	P No.	AT	BT			CT
			CPU time	I/O time	CPU time	
	1	0	10	2x10	2x10	5
	2	1	2x10	4x2x10	5	13
	3	2	3x1	6	8	22

what is the completion time of process P₁, P₂, P₃ using SRTF?

NOTE- 1. The process first spend CPU time followed by I/O time and followed by CPU time again.

2. I/O time of the processes can be overlapped as much as possible.



Date: / /
Page No.


Ques -

P.No	AT	I/O time	CPU time	I/O time	CT
1	0	40	14.16	20	20
2	0	8	28.26	4	50
3	0	12	42.38	6	94

What is the

completion


time?



28 P.No AT I/O CPU I/O CT SRTF

1	0	20	70	1	10
2	0	4	14	2	25
3	0	8	21	3	47

$\frac{10.6}{47} = 0.22$



$\therefore \text{total time} = 47$


Idle time = 5

$\therefore \% \text{ of being Idle} = \frac{5}{47} = 0.106$

$= 10.6\%$

Ques P.No AT CPU time I/O time CPU time CT

1	0	50	50	2	12
2	3	20	22	19	31
3	7	8.83	0	0	17
4	25	9.5	2	1	39




5. Priority Based Scheduling - Criteria: Priority


Mode: (i) preemptive

(ii) Non-preemptive


(i) Non-preemptive -

Ques-	Priority	P.No.	AT	BT	CT	TAT	WT	
	4	1	1	4	5	4	0	
	3	2	2	3	7	25	23	Avg TAT = 15.33
	1	3	3	2	9	26	24	WT = 10.66
	6	4	4	5	10	6	1	
	5	5	5	6	24	19	13	
High priority	8	6	6	8	18	12	4	0 1 5 10 18 24 27 29 9 2 6 4


NOTE: if the priorities of the processes are matching, then schedule the process which has lowest arrival time.

Ques-	priority	P.No.	AT	BT	CT	TAT	WT	
	4	1	4	6	19	15	9	
	7	2	6	3	11	5	2	
	6	3	3	4	18	15	6	1 0 1 4 8 19 13 19 21
	6	4	3	2	18	14	9	Avg TAT = 10.66
	1	5	1	3	4	3	0	Avg WT = 5.66
	3	6	2	2	21	19	17	9


56 34

19	15	9	
9	3	0	
13	10	6	0 1 4 6 9 13 19 21
6	4	2	
4	3	0	
21	19	17	
54	34		

Ques	Priority	P.No	AT	BT	CT	TAT	WT
	3	1	1	43	26	25	21
	4	2	2	5	23	21	16
	5	3	3	85	13	11	5
	6	4	3	3	8	5	2
high	7	5	3	20	13	2	0
	5	6	4	5	18	14	9
					78	59	



Ques	Priority	PNo	AT	BT	CT	TAT	WT
	2	1	1	8	33	32	24
	3	2	2	85	24	22	16
	5	3	3	43	19	16	12
	2	4	0	821	25	23	0
	6	5	4	84	16	12	7
	7	6	5	7	12	7	0
					114	89	89



\therefore Ans - (iv)

(ii) $\frac{10}{10} \frac{90}{90}$

$\frac{P_1}{P_2} \frac{10}{10} \frac{10}{10}$

6. Highest Response Ratio Scheduling - Next

Criteria : Response Ratio

Mode : Non preemptive

the above algorithm favours the shorter jobs & limits the waiting time of longer jobs.

$$\text{Response Ratio} = \frac{W + S}{S}$$

W - Waiting time

S - Service time / Burst time

the process with highest response ratio will served first.

Ques - P No AT BT CT WT TAT Avg TAT & Avg WT = ?

1 0 3 3 0 3

2 2 6 9 1 7 P1 P2 P3 P5 P4

3 4 4 13 5 9 0 3 9 13 15 20

4 6 5 20 8 14 RRP₃ = $\frac{5+4}{5} = \frac{9}{5} = 1\frac{4}{5}$

5 8 2 15 5 7 4 4 RRP₄ = $\frac{7+5}{5} = 2.4$

20 40 RRP₅ = $\frac{3+5}{5} = 1.6$ RRP₅ = $\frac{3+5}{2} = 3.5$

Avg TAT = 8

RRP₅ = $\frac{1+2}{2} = \frac{3}{2}$

WT = 4

Ques - P No AT BT CT TAT

1 1 2 3 2 0

Avg TAT = 6.6

2 4 6 10 6 0

WT 3.2

3 5 3 14 9 6

P1 P2 P5 P3 P4

4 6 5 19 13 8

0 1 3 4 10 11 14 15

5 8 1 11 3 2

RRP₃ = $\frac{8}{3}$ RRP₄ = $\frac{9}{5}$

33 16

RRP₅ = $\frac{10}{5}$

RRP₅ = $\frac{3}{1}$


Multiprocessor Schedule.

Ques - Consider the following dependency graph b/w the processes.

• Here dependency

indicates that till the


time P_1 don't com-
plete, P_2, P_3 can't
start.



At what time processes complete their exec using 2 CPU processor?

Note:-
1. One process cannot use the 2 CPU's at same time.
2. Use non-preemptive max

M - 18



J. MultiLevel Queue Scheduling

Ready Queue

R.Q₁

the processes get are placed in ready queue on the basis of priority

the queue \rightarrow 1 (R.Q1) high priority

processes will be placed in top level Ready Queue.

R.Q₃

1. Depending on the priority of the process, in which particular ready queue, the process has to be placed will be decided

R.Q₄

2. The low priority process will be placed in bottom level ready queue

3. Only after completion of all the processes from the top level ready queues, the next level ready queue will be considered.

4. if this is the strategy followed than the processes which are placed in bottom level steady queue will suffer from starvation.

Starvation - The indefinite waiting of a process is called as starvation.


To Avoid problem of starvation, the concept of Ageing is used

Ageing: If the waiting time of a process increases than the priority of the process will be increased.

2. if the age of a process increases by increasing the priority, the process will definitely get a chance to execute and starvation problem will be avoided.

(Age = WT)

8. Multilevel Feedback Queue - $T.Q$ = time quantum



- it also suffer from starvation, to avoid this, we use heuristic scheduling
- if a process in RQ_1 , it execute for $TQ=2$, if it complete it get terminated else it get shifted to RQ_2 to execute with $TQ=4$ & so on continues.

Heuristic Scheduling = Multilevel Feedback + shifting on the basis of ageing.

Ques 8 Pg 77 $RQ_1 TQ = ?$

$$RQ_2 TQ = 7$$

$$RQ_3 TQ = 12$$

$$RQ_4 TQ = 17$$

$$RQ_5 TQ = 22$$

Queue = 5th

No of time it interrupt = 4

Ques	PNo	AT	BT	CT	TAT
	1	0	2	2	0

Throughput - No of job per unit time

	2	1	3	5	2
--	---	---	---	---	---

	3	2	6	11	5
--	---	---	---	----	---

$$\text{Avg TAT} = \frac{57}{6} = 9.8 \text{ sec}$$

	4	3	5	16	11
--	---	---	---	----	----

	5	4	7	23	16
--	---	---	---	----	----

	6	5	8	31	23
--	---	---	---	----	----

1 job process TAT = 9.8 sec

1 job take = 9.8 sec

$$9.8 \text{ sec} = \frac{1}{19}$$

$$\text{Throughput} = \frac{\text{No of process}}{\text{Max CT} - \text{Min AT}} = \frac{6}{31-0} = 0.05$$

$$= \frac{6}{31} = 0.19$$

Ques Find out throughput using FCFS?

PNo	AT	BT
1	12	8


2	13	2
---	----	---

3	9	6
---	---	---

4	2	3
---	---	---

5	15	8
---	----	---

6	3	1
---	---	---




$$\text{throughput} = \frac{6}{3} = 2$$

$$= \frac{6}{20} = 0.3$$

$$= \frac{6}{58} = 0.103$$

$$= \frac{6}{200} = 0.03$$



$$\text{throughput} = \frac{6}{29}$$

$$= \frac{6}{29} = 0.206$$

$$= 0.206$$

Schedule Length = Maximum CT - Minimum AT

Algorithm	Starvation	
(i) FCFS	No	(there may be some waiting but a definite waiting)
(ii) SJF	Yes	
(iii) SRTF	Yes	
(iv) RR	No	
(v) LJF	Yes	
(vi) LRTF	No	
(vii) NP Priority	Yes	
(viii) preem. priority	Yes	
(ix) HRRN	No	
(x) M.FQ.S	Starvation	
(xi) M.FQ.S	YES	
(xii) Heuristic	NO	

NOTE: Majority of the operating system practically implements Round Robin Scheduling.

CPU scheduling - $\frac{\text{Useful Time spent by CPU}}{\text{Total time spend by CPU}}$

3 cases are there for I/O

- I/O → I/O may occur alone.
- I/O → I/O may occur along with CPU.
- I/O → multiple I/O's occurred together.

Dispatch Latency - time taken to stop one process & start another process.

Concept - In the shortest job first scheduling Algorithm, the burst time of the processes will be expected by using the following formula

$$T_{n+1} = \alpha T_n + (1-\alpha)T_n \quad 0 \leq \alpha \leq 1$$

- control the relative weight of recent past history

T_{n+1} ← next expected burst time
 T_n ← previous Actual burst time
 T_n ← previous expected burst time

CPU Synchronization

Processes are categorized into two types -

- (i) Cooperative processes.
- (ii) Independent Processes.

The execution of one process affects or is affected by other process than those processes are said to be cooperative processes, otherwise, they are said to be independent processes.

For independent processes, there is no need of synchronization.


Understanding Synchronization-

1. Problems which arises due to No synchronization between the processes.
2. Condition to be followed to achieve synchronization.
3. Solutions (Wrong and Right).

Step 1- problem due to lack of synchronization-

Producer-Consumer Problem-

- in is used by pro



0	X	
1	Y	
2	Z	
in [3]	3	out
4		
5		
6		

```
int count=0;
void producer(void)
{
```

```
    int itemp;
    while (TRUE)
    {
```

```
        produce-item(itemp);
        while (count == N);
        Buffer[in] = itemp;
        in = (in + 1) Mod N;
        count = count + 1;
```

```
void consumer(void)
{
```

```
    int itemc;
    while (TRUE)
    {
```

```
        while (count == 0);
        itemc = Buffer[out];
        out = (out + 1) Mod N;
        count = count - 1;
        process-item(itemc);
```

- I. Load Rp, m[count]
- II. INCR Rp
- III. STORE m[count], Rp

- | |
|-------------------------|
| I. LOAD Rc, M[count] |
| II. DCR Rc |
| III. STORE m[count], Rc |

In' is a variable used by producer to identify the next empty slot in the buffer

'out' is a variable used by consumer to identify from where it has to consume the item

'N' denotes slots / place in buffer to put item.

'count' is a variable used by both producer & consumer to identify No. of items present in the buffer at any point of time.

Here, shared resources are count & buffer, N.

Two conditions to be followed for providing synchronization-

1. If the buffer is full, producer is not allowed to produce the item into the buffer.

2. If the buffer is empty, consumer is not allowed to consume the item from buffer.

Universal Assumption-

1. the running process can get preempted at any point of time after completion of the current instruction. main()

Analysis: producing an item-

$$\text{itemp} = A$$

$$\text{count} \neq N$$

$$\therefore \text{Buffer}[3] = \text{itemp}$$

$$\therefore n = 4$$

$$\text{count} = 4 \quad | \cdot R_p \boxed{3}$$

$$| \cdot R_p \boxed{4}$$

suppose here preemption occurs.

\therefore it goes to consumer process.

Consuming an item-

$$\text{itemc}$$

$$\text{count} = 3 \neq 0$$

$$\text{out itemc} = \text{Buffer}[0] = X$$

$$\text{out} = 1$$

$$| \cdot R_c = \boxed{3}$$

$$| \cdot R_c = \boxed{2}$$

$$| \cdot \cdot \cdot \text{count} = 2$$

this will result into invalid

state of count bcoz no of

item = 3 & count will have 4.

Now again producer process get its chance & execute its 3rd instn

$$| \cdot \cdot \cdot \text{count} = \boxed{4} \Rightarrow \text{count} = 4$$

This problem is called as Inconsistency problem.

1. Inconsistency - the producer & consumer are not properly synchronized while sharing the common variable count. Hence it is leading to the inconsistency.

Printer

Spooler Directory
used to store the document when more than
user is requesting for
printing of data.

out [0]

directory [SD]

R_i - respective process register

F-N - File Name

all the processes to identify the next
older directory.

by printer to identify from where it finds
older directory & in variable.

Let P₁ execute

I R₁ [3]

pqr.doc II SD [3] → xyz.doc

III R₁ [4] Now it is prompted



Date: / /
Page No.

When P_1 is preempted, P_2 is scheduled,

$P_2 - I - R_2 [3]$

$II - SD[3] \leftarrow xyz.doc$ it overwrite the file written by P_1 ,
 $xyz.doc$

this problem is called as loss of data.

Loss of Data- the processes are not properly synchronized while sharing the common variable "m". Hence, it is leading to the 'Loss of Data'.

3 DeadLock- If the processes are not properly synchronized, while sharing common variables and common resources it is also possible for deadlock.

Definitions- 1. Critical Section- the portion of program text where shared variables or shared resources will be placed.

Eg: $[count = count + 1]$ in producer-consumer problem.

2. Non Critical Section- the portion of program text where the independent code of the program processes will be placed.

Eg- in, out in PC problem $in = (in + 1) \text{ Mod } N$

3. Race Condition- the final output of any variable depends on execution sequence of the processes. this type of condition is called as Race condition.

Ex- in PC problem if sequence changes to C-I

C-II

P-II

P-II

If $P \rightarrow I$
 $P \rightarrow II$
 $C \rightarrow I$
 $C \rightarrow II$ $\Rightarrow \text{count} = 4$.
 $C \rightarrow III$
 $P \rightarrow III$

Here count value is dependent on sequence of exec^n of instructions.

Note- To avoid the race condition, only one process should be allowed into critical section at any point of time.

Step 2:- Conditions to be followed to achieve synchronization-

1. Mutual Exclusion (ME) :- No two processes may be simultaneously present inside the critical section at any point of time.

2. Only one process is allowed into critical section at any point of time.

2. Progress :- 1. No process running outside the critical section should block the other interested process from entering into critical section when critical section is free.

2. if there is only one process trying to enter into critical section it should be definitely allowed into critical section.

3. if two or more processes are trying to enter into critical section then one process should be definitely allowed into critical section.

• When two or more process are trying to enter critical section and no one is allowed, then deadlock happens i.e. no progress.

3. Bounded Wait - 1. No process should have to wait forever to enter into critical section

2. there should be a bound on getting chance to enter into critical section.

3. Some processes are indefinitely waiting to enter into critical section, because critical section is always busy by some other processes this situation should not arises.

4. if the bounded waiting is not satisfied, than it is possible for starvation.

4. No Assumption related to hardware & processor's speed.

10/oct/2016

Step 3 - Solutions - 1. Software Type-

(a) Lock Variables:

(b) Strict Alteration or Decker's Algorithm

(c) Peterson Solution.

2. Hardware Type

Test & Set Lock (TSL) instruction set.

3. O.S type-

(a) counting Semaphore

(b) Binary Semaphore

4. Programming language compiler support type

(a) Monitors

1. Software Type - (a) Lock variables-

Entry Section

Any No of processes
can use this code
to access the CS.


I Load R_i, m[lock]

II CMP R_i, #0


III JNZ to Step I

IV Store m[lock] #1

V Critical Section



- Till the time lock is again made 0 by the process leaving CS, CS is considered to be busy.



- Both processes get entry to the critical section at same time
- Mutual Exclusion fails

Hence it is an incorrect solution.

- We have proved that both the processes P₁ & P₂ are entering into critical section at the same time, hence mutual exclusion is not satisfied & the solution is found to be incorrect.

(b) Strict Alteration of Decker's Algorithm - Process takes turn to enter into critical section

Process P ₀ code	Process P ₁ code	
while(TRUE)	while (TRUE)	twin
{	{	0 1
NON-CS();	NON-CS();	Process Process
while (twin != 0);	while (twin != 1);	P ₀ P ₁
CS	CS	
twin = 1;	twin = 0;	

Analysis: Initially, $twin = 0$ & critical section is free.

Let P_0 executed first.

since $twin = 0$

it enters to CS.

CS

(P_0)

Suppose P_0 get preempted here, P_1 start executing

since $twin = 0 \neq 1 \therefore$ it enters to infinite loop

\therefore it is not allowed to enter in critical section

when P_1 get preempted, P_0 resume than $twin = 1$ & P_0 leaves CS. Now P_0 can enter to CS.

therefore, Mutual exclusion is satisfied.

Let $twin = 0$ & CS is empty & P_1 is trying to enter into critical section, it is not allowed to enter into CS ($twin = 0 \neq 1$), due to entering to infinite loop.

only one process was trying & not allowed to enter in CS, hence progress is not satisfied.

We have proved that progress is not satisfied & the solution is be found to be incorrect.

15. $S_1 = 0$ $S_2 = 0$ - No progress

Mutual exclusion satisfied.

9. $W_0 = F$ $W_2 = F$

Peterson's Algorithm - • two process solution

```
#define N 2;
```

```
#define TRUE 1;
```

```
#define FALSE 0;
```

```
int twin;
```

```
int interested[N];
```

```
void Enter_Region(int process)
```

```
{
```

1. int other;

2. other = 1 - process;

3. interested[process] = true;

4. twin = process;

5. while (twin == process && interested[other] == TRUE);

C-S

```
void leave_Region(int process)
```

```
{
```

- interested[process] = false;

```
}
```

initially

- interested[0] = FALSE

- interested[1] = FALSE;

Process	
0	1
Process	Process
P ₀	P ₁

• twin is a shared variable used by both the processes P₀ & P₁.

• till the time interested[process] ≠ false, it is assumed that process is under CS.

Points- (i) Preemption is just a temporary stop the process will come back & continue the remaining execution.

(ii) if there is any possibility of soln becoming wrong by taking preemption, then consider the preemption.

P ₀	P ₁	t → 3 turn = 1 CS
1-3	1-4	turn = 0 Inter T Progress
4 0-0		Date: / / Page No.

(iii) If any soln is having deadlock, the progress is not satisfied.

To check whether a soln satisfy deadlock or not, first check for deadlock, if there than No progress. if Not there, then check for other condn.

Analysis 1- initially interested [0] = FALSE TRUE
interested [1] = FALSE TRUE

$$\text{turn} = 0 \neq 1$$

Let bring P ₀ to CS initially	Process P ₀	Process P ₁
Process = 0	Process = 1	
other1 = 1-0 = 1	other1 = 0	
* 5. it is false as int[1] = False	5. TRUE (turn=process & true) ∴ infinite loop not allowed to enter into CS.	CS P ₀
P ₀ enter into CS.		

Let preempted P₀ & P₁ try to enter CS

Analysis 2- Let P₀ start & try to enter into CS

interested [0] = FALSE TRUE

interested [1] = FALSE TRUE

$$\text{turn} = 1$$

	Process P ₁	Process P ₀	Now after 5 th stmt preempted P ₁ & start P ₀
	other1 = 1-1 = 0	other1 = 1-0 = 1	
5. False ∴ it get entered to CS	5. TRUE, it is not allowed to enter in CS		CS P ₁

Hence, Mutual Exclusion is satisfied.

Q. Progress -

 $P_0 \rightarrow I$

II other = 1

III int[0] = True

 $P_1 \rightarrow I$

II other = 0

III int[1] = True

IV turn = 1

 $P_1 \rightarrow IV \rightarrow \text{turn} = p_0 \text{process \& interested[other]} = \text{True} \Rightarrow T$ Hence P_1 is not allowed to enter into CS while it is empty.

\therefore Progress is not satisfied but here P_0 is only preempted it will continue after sometime & get entered to CS & finally progress will happen.

3. Bounded Wait- time is bounded in such a way that you can say that after 'x' no of processes, P_0 will surely get a chance.

Let P_0 get entered to critical section & P_1 is trying to enter in it. When P_0 will exit CS, P_1 will definitely get chance to enter into CS. \therefore Here, it will get a chance to get enter to CS after completion into 1 process.

Ans We have proved that all the 3 conditions are satisfied in the above solution and the solution is found to be correct. It is properly providing synchronization to processes to access the common Critical section.

Ques - Assume that both the processes P_0 & P_1 are trying to enter in critical section at same time than which process will enter into critical section first?

(a) the process which execute stmt. 2 first

(b) 3 first

Progress is not satisfied only when it is permanently blocked i.e cannot enter to CS by making some preemption as well

(a) 3 first - other=0 Let P₀ execute it first

P₁ \rightarrow III - int[1]=T turn=1

\downarrow true

3 first : int[0]=true

int[1]=T

turn=1

int[1]=true

int[0]=true turn=0 \rightarrow enter

4 [

\hookrightarrow turn=0

turn=1 int[1]=false \rightarrow No chance

turn 1

\rightarrow No chance

for statement 3 - first do for P₀ & than for P₁

for statement 4 - first do for P₁ & than for P₀ so that difference can be clearly known

P₀ \rightarrow I

II other=1

III int[0]=True

P₁ \rightarrow I

II other=0

III int[1]=True

P₁ - IV - turn=1

P₀ \rightarrow IV turn=0

You have to make stmt exc alternate as they are competing to get enter to critical section at same time.

P₀ IV - Condⁿ become true \therefore it don't get enter to CS

P₁ IV - Condⁿ become false \therefore it get enter to CS

\therefore for statement 4 -

Hardware Type-

TSL instruction Set-

TSL Register flag - copies the current value of flag into register & stores the value of '1' into flag. In a single atomi

cycle without any preemption.


Entry Section - I. TSL R_i, m[flag]

II. CMP R_i, #0

III. JNZ to Step 1

IV. [CS]

V. Store m[flag], 0



Any No. of process are allowed to access the code.

Unless & until flag is made 0 after entering in to CS, it is considered that process is under CS.

Analysis

Flag = 0

CS

Let P₁ is trying to enter into CS

P₁ → I R₁ 0 Flag = 1

II. CMP R₁ = 0 true

III. No Need to jump

IV. CS

P₂ → I R₂ 1 Flag = 1

P₂ II. CMP R₂ = 1 ≠ 0 False

P₂ - III. JMP to Step 1

Here Mutual exclusion is satisfied.

Here progress is also satisfied. bcoz no deadlock exist & every process is getting a chance to enter in CS with preemption.

Bounded Wait is' Not satisfied bcoz Analysis - P₁ - I

P₂ - II

P₃ - III

P₁ - IV



P₂

When P_1 leaves critical section, one of the process of $P_2 \dots P_n$ will get chance to enter into CS but we cannot be sure that P_2 will definitely get chance to enter into CS after 'x' process. That's why, it does not satisfy bounded wait.



NOTE-1: If some process is in the critical section than all the other processes which are trying to enter into critical section will be repeatedly checking for I, II, III instructions. These processes are busy in checking these instructions & waiting to enter into critical section & they are wasting the CPU cycles (time). This is called as "Busy Waiting".

Busy Waiting is also called as "Spin-Lock".

? To avoid this busy waiting, semaphores will be used.

Solution	Mutual Exclusion	Progress	Bounded Waiting
1. Lock variable	X	✓	X
2. Decker's Solution or strict Alternation	✓	X	✓
3. Peterson Solution	✓	✓	✓
4. TSL instruction Set	✓	✓	X

Progress-	Decker's Sol ⁿ	Peterson Sol ⁿ
Process $\rightarrow P_0, P_1$	Process $\rightarrow P_0, P_1$	Process $\rightarrow P_0, P_1$
progress is not satisfied	progress is not satisfied	progress is satisfied




In decker algorithm - P_L get enter to CS & come outside. Now you can not send it again than progress is not satisfied.

This concept to check progress must be applied only after checking of deadlock.

Priority inversion problem-

Initially, P_H is alone present in RQ so it gets scheduled to CPU. After some time,

Ready Queue




$$P_L \rightarrow R_L = 10$$

$$II \quad \text{Flag} = 1$$

II - compare

IV - entered to CS


Live Lock
P_L - Ready
P_H - Running



After some time, P_H (high priority process) enters to CS. So P_L has to be preempted & P_H has to be scheduled to CPU.

the problem arises, since P_H was not to enter to CS but P_L still done completed its CS & Flag = 1 : so P_H cannot enter to CS so this condition block both the process, this condition is known as Live Lock.

Solution: Priority inheritance - in this, let P_L & P_H be two process P_L will inherit the priority of P_H



Now both have same priority.
We will execute P_L first due to less arrival time. . . P_L can complete its execution of critical section & P_H can continue afterward.

Semaphore-1: It is an integer variable which is used by the various process in a mutual exclusive manner to achieve synchronization.

2. It is a technique to achieve synchronization but the improper usage of it will also give wrong results.

Semaphore is categorized into two types-

1. Counting Semaphore - Value lies b/w (-∞ to +∞)
2. Binary Semaphore - value ~~lies b/w~~ (0, 1)

The two different operation will be performed on semaphore variable

- (i) Down() or wait() or pc
- (ii) up() or signal() or v() or release()

Counting Semaphore-

Down(Semaphore s)

{

$$s.value = s.value - 1;$$

if(s.value < 0)

{

Block the process & place its PCB in the suspended list();

}

Up(Semaphore s)

{

- 1. If after performing down() opⁿ, if both the process is getting suspended than it is called as unsuccessful down opⁿ
- 2. If it is unsuccessful down operation than process will not continue further execution.
- 3. After performing down opⁿ, if the process is not getting suspended than it is called as successful down operation.
- 4. If it is successful down operation than only process will continue further execution.
- 5. If the initial value of semaphore is +9 than we can perform 9 successful down opⁿ.
- 6. the down operation on the counting semaphore will be successful only if the initial value of the semaphore $s \geq +1$.
- 7. There is no unsuccessful up operation, the up operation is always successful.
- 8. The process performing up operation will definitely continue the execution.

Ques- Consider a system where the initial value of counting semaphore is $s = +17$. the various semaphore operation like 23p, 18v, 16p, 14v, 1p are performed what is the final value of the counting semaphore?

Ans - $s = +17 - 23 + 18 - 16 + 14 - 1$
 $= +17 - 8 = \boxed{9}$ (C)

Note- $S=1$ down() $\rightarrow S=0$ successful
down() $S=-1$ Unsuccessful blocked = 1
down() $S=-2$ Unsuccessful blocked = 2

The negative value of the semaphore (counting S) indicates that no of process suspended or blocked.

operations like Read, Write performed than what is the initial value of semaphore so that one process will be blocked?

If - $S = 8 - 20 + 12 = -1$

$$S = 7$$

Binary Semaphore

Down(Semaphore s)

{

if ($s.value == 1$)
 $s.value = 0;$

else {

}

Block the process &
place its PCB in the
suspended list();

}

Up(Semaphore s)

{

if (suspended list() is Empty)
 $s.value = 1;$

else {

}

Select the process from
the suspended list &
wakeup();

}

1. After Performing down operation, if the process is getting suspended than it is called as unsuccessful down operation.

2. If it is unsuccessful down opⁿ, process will not continue its further execution.

3. After performing down operation, if the process is not getting suspended than it is called as successful down operation.

4. If it is ~~un~~successful down opⁿ than only process will continue its further execution.

5. the down opⁿ in binary semaphore is successful only if, the initial value of semaphore is 1.

- 6. there is no unsuccessful up operation, the up operation is always successful.
- 7. the process performing up operation will definitely continue the execution.

Note - let initially $S=1$ you perform

Q3 Q

~~I do, P, P, P, V, V, V, V~~

↓
down $S=0$

Next down

process get block

1

Next down

process get block

2

Now up

→ process wakes up

1

Now up

→ process wakes up

0

$S=0$

Now up - $S=1$ as list is empty

Now up - $S=1$ as list is empty

if $S=1$ (initially), n down opⁿ

will make $(n-1)$ process to get suspended

for empty of suspended list with

n processes $\rightarrow n \cdot S$ opⁿ is required

but S will remain 0

from $n+1 \rightarrow S=1$

for more opⁿ $> n+1 \rightarrow S=1$

Note (Applicable for both Counting & Binary Semaphore) -

- 1. Every semaphore variable will have its own suspended list.
- 2. the down & up operations are atomic & no preemption will take place, while performing these opⁿ. (this can be achieved by disabling the interrupt)
- 3. while performing If more than one process in the suspended list and every time when we perform 1 up opⁿ, the one process will wake up & this will be based on FCFS.
- 4. If two or more processes are in suspended list & there is no other process, to wake up these processes than these processes are said to be involved in deadlock.

p(mutex);

[CS]

v(mutex);

}

process P₁₀ execute the following code:

while (true)

{

v(mutex);

[CS]

v(mutex);

}

what is the max No. of process that may present inside the critical section at any point of time

NOTE: Initial value of Binary semaphore mutex = 1

No. Analysis-

mutex = 1

Let P₁ enters to critical section

P₁ - Mutex = 0

enter to CS.

P₂: tries to get enter to CS but
mutex = 0 ∴ get blocked.

P₁₀ → v(mutex) → true enters to CS
as always successful but list is
not empty so it awake P₂

When P₂ awake, it again get blocked

if P₁₀ leave CS → list is empty

∴ Mutex = 1

Now P₂ can enter to the CS
mutex = 0

3 ← P₁₀ also enter to the CS

∴ 3 processes in the same time

Ques- $P_1 - P_9$ with same code P_{10} while(1)

{ v(mutex);

CS


f(mutex);

what is max No of processes may present?

inside the critical section at any point of time?

- (a) 2
- (b) 3
- (c) 9
- (d) 10
- (e) 1

when P_1 enters $\text{mutex} = 0$



P_{10} enters up always successful

P_{10} enters & set mutex to 1

P_2 gets enters to CS

if we apply same for P_3 , one has to come out (P_1, P_2) else to put P_3 into critical section & P_{10} came out it get blocked.

So on maximum, only 3 process are entertained under CS.

Ques- $P_1 - P_9$ same code P_{10} while(1)

{ p(mutex);

mutex=1

CS

P_1 enters $\rightarrow \text{mutex} = 10$ v(mutex);

Now P_{10} tries to enter it
get blocked.

P_1 leave CS $\therefore P_{10}$ is now activated.

Now if P_{10} enter $\text{Mutex} = 0$ \therefore it again get blocked.

\therefore Maximum No. of Process allowed = 1

this solⁿ is also a correct solⁿ

when code have $[p(s) \rightarrow \text{CS} \rightarrow v(s)]$ sequence \rightarrow request to correct solⁿ

Ques Consider the concurrent process P & Q executing their respective codes-

process P

while(true)

{

W: _____;

print(0);

print("0");

X: _____;

}

0000 0111

00 0111

00

11

Process Q

while (true)

{

y: _____;

print(1);

print(1);

Z: _____;

}

0000 always as ... 001100110011...

0000 x (a) W = P(T), X = V(T) Y = P(S) Z = V(S)

S = T = 1

0000 x (b) W = P(T) X = V(T) Y = P(S) Z = V(S) S = 1, T = 0

0011 11 x (c) W = P(T), X = V(S), Y = P(S) Z = V(T) S = T = 1

0000 x (d) W = P(T) X = V(S) Y = P(S) Z = V(T) S = 0, T = 1

what must be the
binary semaphore op^n
on w,x,y,z respectively

& what must be the

initial value of semaph-
here variable S & T in

order to get the output

Ques - which of the following will ensure that the output string
never contain a substring of the form 01^n0 or 10^n1 where
'n' is odd?

010
101

- (a) W = P(S), X = V(S), Y = P(T) Z = V(T), S = T = 1; No
- (b) W = P(S), X = V(T), Y = P(T) Z = V(S) S = T = 1; No
- (c) W = P(S), X = V(S), Y = P(S), Z = V(S), S = 1 Yes
- (d) W = V(S), X = V(T), Y = P(S) Z = P(T) S = T = 1; 00110001 No

17) deadlock- both P₁ & P₂ get suspended.

17 (d) (a) P₁, P₂ P₁ P₂ - both blocked

(b) P₁, P₂, P₁, P₂ _____

(c) P₁, P₁, P₂, P₂ - both blocked

(d) _____ No Blocking together

$P_1 \rightarrow S_1 = 0 \quad S_0 = 1$

$P_2 \rightarrow S_2 = 0 \quad S_0 = 1$

Now wait as P_0 can execute again
again 0 get printed

Now it cannot print further.

At least twice

Case 3 - $P_1 - P_2 \rightarrow P_0$

$P_1 \rightarrow$ blocked

$P_2 \rightarrow$ blocked

$P_0 \rightarrow$ true


$P_1 \rightarrow S_0 = 1$

$P_2 \rightarrow S_0 = 1$

\therefore atleast once is
not possible

InterProcess Communication-

Producer Consumer with Semaphore



Semaphore mutex = 1;
 Semaphore Empty = N;
 Semaphore Full = 0;
 void Producer(void)

{
 int itemp;
 while (TRUE)
 {

1. produce_item(itemp);
2. down (Empty);
3. down (mutex);
4. Buffer[m] = itemp;
5. m = (m+1) MOD N;
6. up(mutex);
7. up(Full);

• mutex is a binary semaphore used by producer & consumer process in mutual exclusive manner, to access the buffer.

• Empty is counting semaphore variable, represents No. of slot empty in the buffer at any point of time.

• full is a counting semaphore variable used to represent No. of slot full in the buffer at any point of time.

void consumer(void)

{

- int itemc;
 while (TRUE)
 {
 1. down (Full);
 2. down (mutex);
 3. Item c = Buffer [out];
 4. out = (out + 1) mod N;
 5. up (mutex);

Analysis: mutex = 1

Empty + Full = N

Empty = 5

Full = 3

Producer - itemp = A

down(empty) Empty = 5/4

down(mutex) mutex = 1/0

in = in + 1 = 4

mutex = 0/1

up(full) = 0/3/4

Consumer - down(full) \Rightarrow full = 3/3

down(mutex) \Rightarrow mutex = 1/0

item c = Bf[0] = X

out = 0 + 1 = 1

up(mutex) \Rightarrow mutex = 1/1

up(empty) \Rightarrow empty = 4/5

Here system is consistent as [full + empty = 8]

Case 2 - with Preemption - Mutex = 1/0/1 producer - 1, 2

Empty = 5/4/5 consumer - 1, 2, 3, 4, 5, 6

Full = 3/2/3 \Rightarrow out = 2

item c = 'Y' producer - 3, 4, 5, 6, 7

itemp = B in = 5

full = 3

\therefore Here also consistency exist.

NOTE - 1. If Buffer is Empty Empty = 8

Full = 0

2. down(Full) will block the consumer process, if consumer

want to consume.

3. If Buffer is full, Empty = 0 Full = 8

it will block producer process.

Ques- What happens if we interchange down(empty), down(mutex) in producer's code?

- (a) No problem, the solution still works correct
- (b) Both producer & consumer will access the buffer at the same time.
- (c) Some of the items produced by the producer will be lost
if it is possible for deadlock.

N- Producer - $\text{down(mutex)} \Rightarrow \text{mutex} = 0$

Consumer $\text{down(full)} \Rightarrow \text{full} = 7$ let full = 8 (initial)

$\text{down(mutex)} \Rightarrow$ block the process.


Producer - $\text{down(empty)} \Rightarrow$ block the process let empty = 0 (initial)

deadlock occurs.

Ques- What happens if we interchange up(mutex), up(full) in producer's code?

N- No problem, it still works correct as now it will (up(full)) will also become as part of CS.

② Reader-Writer Problem -



- multiple Reader process & multiple writer process & shared common resource is database.

- Reader process reads the database & writer write to it.

• rc is integer variable represents reader's count i.e. No of readers present in the database at any point of time.

• $mutex$ is binary semaphore used by the readers in a mutual exclusive manner.

• db is also binary semaphore used by both readers & writer in mutual exclusion.

```

int rc=0;
Semaphore mutex=1;
Semaphore db=1;
void Reader(void)
{
    while (TRUE)
    {
        down(mutex);
        rc = rc + 1;
        if (rc == 1) down(db);
        up(mutex);
    }
}

```

Four conditions to be followed to provide synchronization-

1. If Reader is reading DB, other writer is not allowed to access the DB.
2. If Reader is reading, other Reader is allowed to access the DB.
3. If Reader-Writer is in DB, the Reader is not allowed.
4. If Writer is in DB, no other writer is allowed.

D.B.

```

down(mutex);
rc = rc - 1;
if (rc == 0) up(db);
up(mutex);
}

```

void writer(void)

down(db);

D.B.

up(db);

Analysis: $rc = 0$

Case 1: mutex = 1

DB R1

db = 1

Reader 1: mutex = $\neq 0$

$$rc = 0 + 1 = 1$$

$if (rc = 1) db = \neq 0$

up(mutex) \rightarrow mutex = 1

Now it enters to DB.

Let New writer want to enter.

Writer 1: 1. down(db)

It gets blocked so when

Reader is there, other writer is not allowed to enter.

Let New Reader is enter-

Reader 2: 1. down(mutex) \rightarrow $\neq 0$

$$rc = 1 + 1 = 2$$

$rc \neq 1 \therefore db \text{ remains } 0$

Again mutex = $\neq 1$


Reader 2 is also allowed

- Here if ($\text{rc} == 1$) down(db); making swing that if one process is present (Reader) in db, then writer are not allowed.
- up(mutex) in Reader process allowed new read to enter while a reader is present.

Case II - $\text{rc} = 0$

mutex = 1

db = 1



Let Writer 1 first want to enter -

Writer 1 - down(db) \Rightarrow db = 0

it enters to DB..

Let New Reader want to enter to DB -

Reader 1 - down(mutex) \Rightarrow mutex = 1

$$\text{rc} = \text{rc} + 1 = 1$$

if ($\text{rc} = 1$) \rightarrow true

down(db) \Rightarrow Reader 1 process will be blocked.

\therefore When the writer is there in DB than other reader not allowed.

Let New Writer 2 want to enter -

Writer 2 - down(db) \Rightarrow it get suspended.

Ques - What happen if we interchange down(mutex), $\text{rc} = \text{rc} + 1$ in the reader code?

(a) No problem still works correct

(b) multiple readers are not allowed into database.

(c) multiple writers are allowed into database at same time

(d) Both Reader & write coming into db at same time.

(e) it is possible for deadlock.

Ques - Let Reader1 - $\text{RC} = 1$

$\text{mutex} = 0$


Let writer1 - $\text{down(db)} - 1 \rightarrow$ DB W₁
DB

Let Reader2 - $\text{RC} = 2$

Let Reader1 - $\rightarrow \text{if } (\text{RC} = 1) \rightarrow \text{false}$

$\text{up(mutex)} \rightarrow \text{mutex} = 1$

& allowed to database



∴ Both will be allowed to enter to database at same time.

Ques - What happens if we interchange cond' & up(mutex) in reader's code?

R₁ - $\text{RC} = 1$

$\text{mutex} = 0$

$\text{mutex} = 1$

R₂ - ~~RC~~ $\text{mutex} = 0$

$\text{RC} = 2$

$\text{mutex} = 1$

$W_1 \rightarrow$ allowed $\text{db} = 0$

$R_2 \rightarrow$ enter in db


$R_1 \rightarrow$ enter in db

Both readers & writers are allowed into db at same time.

Ques - What happens if we interchange, ~~down(mutex)~~ , $\text{RC} = \text{RC} - 1$ in reader's code?

$R_1 \rightarrow$ ~~mut~~ $\text{RC} = 1$ $m = 0$ $\text{db} = 0$ $m = 1$

$\text{RC} = 0$ $\text{RC} = 1 \rightarrow$ allowed



$R_2 \rightarrow \text{RC} = 1 \rightarrow$ not allowed

$R_2 \rightarrow \text{RC} = 2$

$R_1 \rightarrow \text{RC} = 1 m = 1 \text{ db} = 0$

$R_2 \rightarrow \text{RC} = 2 m = 1 \text{ db} = 0$

but when RC

$R_1 \rightarrow m=10 \quad \exists c=1 \quad db=0 \quad m=1$

$W_2 \rightarrow$ blocked

~~$R_1 \rightarrow \exists c=0 \quad mutex=0$~~

$R_2 \rightarrow \exists c=1 \quad m=0 \quad \exists c=1 \quad down(db) \rightarrow$ blocked

$R_1 \rightarrow \exists mutex: down(mutex) \Rightarrow$ blocked

Hence, Condition for deadlock

Ques- 19 $R_1 - @ m=0 \quad R=1 \quad 0 \quad |$

$R \geq 1 \text{ or } \boxed{w=1}$

(d)

$w=1$

up(mutex) |

20 $W_1 \rightarrow W=0 \quad R=0 \quad mutex=0$

20. d

1

1 $R=R+1$. down same time.

Writer1- $W=0 \quad R=0 \quad mutex=1$

$mutex=10$

$\therefore if (W=1 \text{ or } R \geq 1) \rightarrow \text{false}$

$mutex=\emptyset 1$

Reader 1- $mutex=0$

$R=1$

$mutex=1$

enter to database

Writer2- $W=1$

enter to database

\therefore both enter to database at same time.

19. (d) (c) $R_1 \rightarrow$ allowed $mutex=1$

19. d

$W_1 \rightarrow$ Not allowed

$R_1 \rightarrow mutex=0$

$W_2 \rightarrow$ blocked

$M=1, R=0, W=0$

19) (c) $R_1 \rightarrow M=0$

$R=1$

$M=1 \rightarrow$ enter to db

$W_1 \rightarrow \text{mutex}=0$

$\text{mutex}=1$

$R_1 \rightarrow \text{mutex}=0$

$S_1=0$

$\text{mutex}=1$

$W_1 \rightarrow \text{mutex}=0$

allowed $W=1, \text{mutex}=1 \rightarrow$ enter to database

$R_2 \rightarrow \text{mutex}=0$

$W=1$

if I called down(mutex) here it get suspended

$R_3 \rightarrow$ suspended

$R_4 \rightarrow$ all suspended

$R_2 \rightarrow$ down(mutex) \rightarrow it also get suspended.

Hence deadlock may exist.

\therefore we use at (Q) up(mutex)

① up(mutex)

(b) $R_1: S=1, T=1$

Ques - Consider the following code used by classical reader's & writer. Which of the following is true

(a) No problem in the code, the solⁿ is properly synchronizing classical reader's & writer.

(b) Multiple writers are allowed into database at the same time

(c) Both the reader & writer are coming into DB at same time.

(d) It is possible for deadlock.

Date: / /
Page No.

```

int sc=0
int wc=0
Semaphore mutex=1
    db = 1
    sc = 1
void Reader(void)
{
    while (TRUE)
    {
        down(sc);
        up(down(mutex));
        up(sc);
        sc = sc + 1;
        if (sc == 1) down(db);
        if (wc == 1)
        {
            down(sc);
            up(db);
        }
        up(mutex);
    }
}

```

void writer(void)

while (TRUE)

down(sc);
wc = wc + 1;
down(db);

D.B

up(db);

wc = wc - 1;

up(sc);

W1 → sc = 1 db = 1 m = 1 sc = 0 wc = 0

sc = 0

wc = 1

db = 0

W1

R1 → sc → Not allowed

R1 → sc = 0 m = 0 sc = 1

sc = 1 db = 0

sc = block wc = 0

R1 → sc = 0 m = 0 sc = 1

sc = 1

sc = 0 wc = 1 db = 0

sc = 0

db = 1

sc = 0

sc = 0

up

WC = 0 NI = 0

R₁ → S₁C = 1 S₁ = 1 M = 0

R-W

R₂ → Not allowed
W₁ → db = 0 allowed

W-

R₂ → block

W₁ → S₁ = 0 WC = 1

W₂ → blocked

R₁ → S₁ = 0 M = 0 W₁ = 1 block

W₁ → S₁ = 0 WC = 1 db = 0 [DB]

db = 1

up(S₁)

S₁ = 0 M = 0 S₁ = 1 S₁C = 2

O WC = 1

S₁ = 0 r

R₁ → S₁ = 0 M = 0 S₁ = 1 S₁C = 1

block

W₁ → S₁ = 1 WC = 1

W₂ → R₂ → S₁ = 0 block

W₂ → S₁ = 0 WC = 1

R₁ → db = 0

W₁ → blocked

Hence both are block therefore deadlock

R₁ → blocked

happen

R₁ → S₁ = 0 mutex = 0 S₁ = 1 S₁C = 1

W₁ → S₁ = 0 WC = 1

R₂ → S₁C = 1 db = 0

W₁ → blocked

R₁ → down S₁ → blocked

Date: / /

Page No.

Dining Philosophers Problem-

$N=5$

Void philosopher (int i)

{

while (TRUE)

{

Thinking();

take-fork(i); // taking left fork

take-fork((i+1)%N); // taking right fork

eat();

put-fork(i); // put left fork back

put-fork((i+1)%N); // put right fork back

}


- Initially philosopher is in thinking state.

Only

- i is the No. of philosopher.

- chopstick is acting as shared resource & philosopher is the process.

- the problem with this code is each philosopher is taking left fork first, if all the philosopher are hungry at the same time than everyone will take their left fork first & No one get right fork, when they try for it. than all the philosopher will wait on each other for the right fork. they will go in to deadlock



```
# define N 5
```

```
# define LEFT (i+N-1)%N // Left philosopher
```

```
# define RIGHT (i+1)%N // Right philosopher
```

```
# define THINKING 0
```

```
# define HUNGRY 1
```

```
# define EATING 2
```

```
Semaphore mutex=1
```

```
Semaphore S[N]; // all are S[i]'s are initialized to 0;
```

```
int state[N] // an array to keep track of every one's state
```

```
void philosopher(int i)
```

```
{
```

```
    while(TRUE)
```

```
    {
```

```
        Thinking();
```

```
        take_forks(i);
```

```
        eat();
```

```
        put_forks(i);
```

```
}
```

```
    take_forks(int i)
```

```
{
```

```
    down(mutex);
```

```
    state[i]=Hungry;
```

```
    test(i);
```

```
    up(mutex);
```

```
    down(S[i]);
```

```
}
```

```
    put_forks(int i)
```

```
{
```

```
    down(mutex);
```

```
    State[i]=Thinking;
```

i - philosopher No:

- Mutex is a Binary Semaphore used by the philosopher in a mutual exclusive manner.
- S[N] is an array of binary semaphore initially all are assigned to 0.
- State[N] is an integer array used to keep track of every philosopher state.

void test(int i)

{

if (state[i] == HUNGRY && state[LEFT] != EATING && state[RIGHT]
!= EATING)

{

state[i] = EATING;

up(s[i]);

}

}

Analysis: mutex = 1/0

P₀ = T s[0] = 0

P₁ = T s[1] = 0

P₂ = H/E s[2] = 0/1

P₃ = T s[3] = 0

P₄ = T s[4] = 0

} initially

Let P₂ is going to eat - i = 2

take-forks(2) \rightarrow mutex = 1/0

state[2] = P₂ = H

test(2)

{ true

s[2] = 1

\otimes P₂ = H/E

\therefore P₂ go to eating state.

Ques Assume that philosopher P_1 & P_3 are in the eating state than the philosopher P_2 is also trying to go into eating state than which statement in the above code is controlling the philosopher not to go into eating state

(a) down(mutex)

(b) If condition

(c) test function

(d) down($S[i]$)

bcoz $P_2 = i = 2$

take fork(2)

$\downarrow mutex = 0$

~~test~~ $P_2 - H$

$test(2) \rightarrow \text{false}$

return

$mutex = 1$

$down(S[i]) \Rightarrow$ it will block
the process.

Ques - what happens if we interchange ~~up(mutex), down(S[i])~~ in the take-fork function?

(a) No problem, the soln still works correct.

(b) More than two philosopher will go into eating state.

(c) it is possible for deadlock.

(d) None of the above

N - possible for deadlock. Let P_1 & P_3 in eating

P_2 tries get blocked

$P_1 \rightarrow$ put fork - get blocked

$P_3 \rightarrow$ put fork - get blocked

$P_4 \rightarrow$ take fork - get blocked

$P_5 \rightarrow$ take fork - get blocked

Date : / /

Page No.

Question - Let $P[0] \dots P[4]$ be processes and $m[0] \dots m[4]$ be binary semaphore mutexes all are initialized to 1. Each process P_i execute the following code.

$\text{wait}(m[i])$

$\text{wait}(m[(i+1) \bmod 4])$

CS

$\text{signal}(m[i])$

$\text{signal}(m[(i+1) \bmod 4])$

Consider the below statements

I. Mutual exclusion is satisfied

II. _____ is not satisfied.

III. It is possible for deadlock.

∴ Mutual exclusion is not satisfied & deadlock can occur.

$P_0 \rightarrow \text{CS}$

$P_2 \rightarrow \text{CS}$

Not satisfied ME

$P_0 \rightarrow I$

$P_1 \rightarrow I$

$P_2 \rightarrow I$

$P_3 \rightarrow I$

$P_0 \rightarrow II$ - blocked

$P_1 \rightarrow II$ - blocked

$P_2 \rightarrow II$ - blocked

block

∴ deadlock occurred

Question - Consider the following code used by the processes to access the common critical section

Shared Boolean Lock = False; // global

Boolean Key ; // local variable

do
{

key = TRUE;

while (key == TRUE)

swap(lock, key);


CS

Note - swap fn atomically swap two values using call before

Consider stmt -

I ME satisfied

II ME not satis.



P₂ - L = 1 key = 0 | → Can Never enter to critical section.

PLC Support Type

- (i) Monitors - 1. Monitor is a programming language compiler support type of 8085 to achieve synchronization.
- 2. Monitors are a collection of variables, condition variables and procedures combined together in a special kind of module or the package.
- 3. the processes running outside the monitor cannot directly access the internal variable on the monitor but however they can call procedures of the monitors.
- 4. Monitors has an important property that only one process can be active inside the monitor at any point of time.

Ex - Java support implementation of monitor.

Syntax of Monitors

monitor Example

{

variables;

condition variables;

Procedure P₁

{

≡

}

Procedure P₂

• monitor - keyword

// Example is name of monitor

Declaration: condition $x, y;$

the two different operations will be performed on condⁿ variables of the monitor:-

- (i) Wait operation (wait());
- (ii) signal();

wait(); $x.wait();$ or $wait(x);$

We are performing wait on $x.$

the process performing wait operation on any condition variable will be suspended and the suspended process will be placed in Block Queue of respective condition variable

signal(); to $x.signal();$ or $signal(x);$

signal()


Block Queue
is Empty

the signal has no effect & signal will be lost.

Block Queue is
Not Empty

one process will be resumed from the block Queue & any one process will continue the execution

Producer-Consumer Problem -



monitor producer-consumer

{

int count = 0;

condition Empty, Full;

procedure Enter-item

{

if (count == N) wait (Full);

enter (item);

count = count + 1;

} if (count == 1) signal (Empty);

} procedure Remove-item

{

if (count == 0) wait (empty);

remove (item);

count = count - 1;

} if (count == N-1) signal (full);

} procedure producer

{

while (TRUE)

{

produce-item (item);

producer-consumer.Enter-item;

} }

procedure consumer

{

while (TRUE) {

producer-consumer.Remove-item;

be any inconsistency while updating the count variable because inside the monitor only one process can be active at any point of time.

12-Oct-2016-

Concurrent Programming

$S_1 : a = b + c;$


Read-Set = {b, c, e, f, a, d, g, h}

$S_2 : d = e * f;$

Write-Set = {a, d, g, h}

$S_3 : g = a / d;$

$S_4 : h = g * i;$



→ Precedence graph b/w the statements

1. Any two statements S_i & S_j can be executed concurrently or parallelly if they are following the below cond'n

$$(i) R(S_i) \cap W(S_j) = \emptyset$$

$$(ii) W(S_i) \cap W(S_j) = \emptyset$$

$$(iii) W(S_i) \cap R(S_j) = \emptyset$$

Concurrent

→ they do not have any dependency.

→ they can execute concurrently or parallelly.

→ Anyone can start first. (for single CPU system).

Real concurrent programming is possible only in real system.

The concurrent programming will be written by using

par begin - par end

or

co begin - co end

par - parallel

co - concurrent

begin
S₁;



S₂;



S₃;



end

program = S₁;

par begin

begin

S₂;

S₃;

end

begin

S₄;

S₅;

end

S₆;

S₇;

par end

S₈;

par begin all statements will execute parallelly


S₁;

S₂;


S₃;

S₁ S₂ S₃

par end




Given Graph, write equivalent concurrent program



```

begin
  begin
    S1;
    begin
      begin
        S2;
        S3;
        begin
          begin
            S4;
            S5;
            S6;
            begin
              S7;
              end
            end
          end
        end
      end
    end
  end
end
  
```



```

begin
  S1;
  S10;
  begin
    begin
      S2;
      S3;
      S4;
      S5;
      S6;
      S7;
      S8;
      S9;
      begin
        S10;
        end
      end
    end
  end
  begin
    S11;
    end
  end
  begin
    S3;
    begin
      S7;
      S8;
      S9;
      S10;
      end
    end
  end
  
```

NOTE - It is not possible to write the concurrent program for all the dependency (Predece) graph by using par begin & par end but it is very much possible with the help of semaphore operations.

 S_1 par beginbegin S_2 S_3 S_4 par begin

→ Not possible to
write by parbegin

cross dependency

This type of dependency is known as
cross dependency:

parbeginbegin s_1 , parbegin $v(a)$, $v(b)$, parend, end;begin $p(a)$, s_2 , $v(c)$, end;begin $p(b)$, s_3 , $v(d)$, end;begin $p(c)$, s_4 , parbegin $v(e)$, $v(f)$, parend, end;begin $p(e)$, s_5 , $v(g)$, end;begin $p(d)$, ~~$p(j)$~~ , s_6 , $v(h)$, end;begin $p(g)$, $p(h)$, s_7 , end;parend;


All the binary semaphore a,b,c,d,e,f,g,h are initialized to 0.

Analysis - Since all the stmts. are written inside parbegin so they can execute all together. the sequence of exec getting controlled by semaphore.

S_2 & S_3 must be executed after S_1 only so suppose the cond'n when S_2 tries to execute first $b(a)$ will suspend it.

when S_1 completed, it do $b(v(a), v(b))$ i.e. $a=1$ & $b=1$ so that S_2 & S_3 can execute & so on.

Ques:- Write equivalent concurrent program



Ques Consider the following concurrent program-

int $x=0, y=0;$

parbegin

begin

$x=1;$

$y=y+x;$

end

begin

$y=?;$

$x=x+3;$

end

what can be the final values of x & y after completion of the program?

I. $x=1, y=2$

II. $x=1, y=3$

III. $x=4, y=6$

IV. none of the above

which of the claim are possible?

Date: / /

Page No.

1.1

2.3

$$\boxed{x = y} \rightarrow 3 \quad 4, 3$$

 $x^4 \quad x^2$

$$1, \boxed{y} \quad 6 \quad 4, 2$$

$$(ii) \quad \boxed{3} - \boxed{2} \quad 3 \quad 1, 3$$

$$(ii) \quad \boxed{1} \quad \boxed{2} \quad 6 \quad 4, 6$$

$$(ii) \quad \boxed{3} \quad \boxed{2} \quad 1, 3$$

$$5, \quad \boxed{5} \quad \boxed{4} \quad 5 \quad 1, 5$$

$$6 \quad y$$

$$\boxed{x} \quad \boxed{y} \quad 10 \quad 6, 10$$

$$x^6 \quad x^4 \quad 6, 5$$

only II & III are possible.
In par begin, we can swap the
order of execution.

$$25 \quad \boxed{x = 0}^{\text{read}} \quad \boxed{s = 2}^{\text{read}}$$

W, X Y, Z

Read P

INCR Read

$$\text{STORE} \quad \text{INCR DECR}$$

V Store

$$W \rightarrow S = 1$$

$$X \rightarrow S = 0$$

$$W \rightarrow X = 1 \quad S = 1$$

$$Y \rightarrow S = 0 \quad X = 0 \rightarrow$$

$$Rx = 1 \quad Ry = -2$$

$$Ry = 2 \quad Rz = -2$$

$$x = -2$$

$$Ry =$$

$$W \quad 1 \quad 1$$

$$Ry = -2$$

$$X = 2$$

$$Rz = -2$$

sequence → Ry ≠ 0

$$Ry = -2$$

$$Rx = 0 \quad Ry = -2$$

$$Rz = -2$$

$$Rx = 1 \quad Rz = 0$$

$$\text{INCR} = 1$$

$$X = \quad Rz = -2$$

$$\text{INCR} = 0$$

$$Rw = 1 \quad X \in Ry = -2$$

$$Rx = 0 \quad X = -2 \quad Ry$$

$$Rw = 2 \quad X \in Ry = -2$$

$$Ry = 0 \quad X = -2 \quad Rz$$

$$W = 2$$

$$Rz = 1 \quad X = 1 \quad Rx$$

$$Ry = -2 \quad Rw = 1$$

$$Rz = -2 \quad Rz = -2$$

W	X	Y	Z
P(S)	P(S)	P(S)	P(S)
I. Load R _W , M[x]	I. Load R _x , M[x]	I. Load R _y , M[x]	I. Load R _z , M[x]
II. INCR R _W	II. INCR R _x	II. DECR R _y	II. DECR R _z
III. STORE M[x], R _W	III. STORE M[x], R _x	III. STORE M[x], R _y	III. STORE M[x], R _z
V(S);	V(S)	V(S)	V(S)

Analysis- $x=0, s=2$

$$W - I \quad [0] R_W \quad S=1$$

$$II \quad [1] R_W$$

$$Y - S=0$$

$$II \quad [0] R_y$$

$$II \quad [-2] R_y$$

$$III \quad X = -2$$

$$S=1$$

$$Z - S=0$$

$$I \quad [-2] R_y$$

$$II \quad [-4] R_y \quad \Rightarrow \underline{X=2}$$

$$III \quad X = -4$$

$$S=1$$

$$W \quad III \quad X \boxed{1}$$

$$S=2$$

$$X - S=1$$

$$I \quad [1] R_x$$

$$II \quad [2] R_x$$

$$III \quad [2] X$$

$$S=2$$

Ques - Consider the following concurrent program

int count = 0;

void tally()

{

 int i;

 for (i=1; i<=5; i++)

 count = count + 1;

}

main()

{

parbegin

 tally(); // Let P₁

 tally(); // Let P₂

parend

}

What is the minimum final value of count after completion of both the function of tally()?

NOTE - count = count + 1 will execute in 3 instructions like

Load, increment, store:

I. Load R_i, M[count]

II. INCR R_i

III. Store M[count], R_i

(a) 1 (b) 2 (c) 4 (d) 5 (e) 3

1

$\rightarrow \square$ R_i = 2

j = 1

Count = ~~12345~~ $\rightarrow \square$ R_i = 2

Count = 1

j = 1

$i < 5$

Load = 3 5

Incr = 4 5

Store = 5 5

++ = 6

	0	0
R ₁	① 1	Count = 5
R ₂	1	Count = 5
R ₃	1	5
R ₄	X X 3 4 5	R ₁ , 1
R ₅	X X 3 4 5	R ₂
	R _i = 1	R ₃
	⑤	R ₄
	④	R ₅ = 5
	1	① 1

$i < 5$ ② ③

④

	① count=0 R ₁ =11	
III	↓ ③ count=1	III
2. I		2. I
II		II
III		3. I
3. I		3. I
II		II
III	⑤	III
4. I		4. I
II	count=5	II
III		III
5. I		5. I
II		II
III		III

Analysis- P₁ = I \rightarrow 1st iteration I R₁ = 10
 II INCR 1 count=0

P₂ II, III, IV (4 iteration)

Count=4

P₁ 1st iteration III count=1

P₂ V iteration - I R₅ 1
 VI INCR 2

P₁ \rightarrow II, III, IV, V iteration (all)

Count=5

P₂ VI iteration - II 2
 Count

DeadLock

- The two or more processes are waiting on some event to happen, which never happens than those processes are said to be involved in deadlock.

Basics of DeadLock-

Processes - (P_1) (P_2)

Resources → R_1 R_2 R_3

Resources with instances-


R_1 → single instance of

R_1 Resource R_1

R_2 → two instances of

Resource R_2

Requesting Edge-




process P_1 is requesting for one instance of resource R_1 .

(P_1)

R_1

→ process P_1 is requesting for two instances of resource R_1

Allocation Edge-



One instance of resource R_1 is allocated to process P_1 .



two instances of resource R_2 are allocated to the process P_2 .

the resource request & resource allocation will be represented

Resource Allocation Graph - is a set of vertices & Edges



$$G = (V, E)$$

V - contains Resources & Processes


E - Allocation Edges & Requesting Edge

The resource request/release life cycle -

- 1> the process will make request for the resource.
- 2> the operating system clearly validates the request of the process i.e. whether the request made by system is valid.
- 3> If the request made by process is valid, os will check for availability of resource.
- 4> If the resource is free & available, it will be allocated to the process, otherwise, the process has to wait.
- 5> If all the resources required for the execution are allocated, then the process will go into execution.
- 6> Once the execution of the process is completed, it will release all the resources.



- Ques - Consider the system which has n processes & 6 tape drives (Resource). Each process requires two tape drives to complete their execution then what is maximum value of n which ensures deadlock free operation.



- Ques - Consider a system which has 3 processes & each process requires two resources to complete their execution then what is the min. No of resources required to ensure deadlock free execution?

N - 4

- Ques - Consider a system which has n processes, 6 resources. Each process requires 3 resources to complete the execution then what is the max. value of n which ensures deadlock free execution?

↳ consider for all cases

N - B 2 $m = 2$

- Ques - Consider a system which has 3 processes P_1, P_2 & P_3 . The peak demand of each process is $(5, 9, 13)$ respectively for the resource R. What is min. no. of resource required to ensure deadlock free execution.

14 18 12 25 N - 25

Page 96 Q22-P₁ P₂ P₃ P₄4 3 7 ~~21~~ for deadlock-

10

$$3+2+5+x-1 \geq 20$$

3 2 11 3 2 6 9

$$x-1 \geq$$

10

20

$$x \geq 10 \quad x = 11$$

N-9

for deadlock 10 9

$$x \geq 10$$

$$\boxed{x=9}$$

T1

$$19. R=9 \Rightarrow 4$$

20

Note

Necessary Condition - the deadlock may be possible or may not be possible.

Sufficient Condition - the deadlock never be possible.

• If it is the least upper bound which satisfies the condition, is called as sufficient condition.

2, 3, 4, 7

Ques - Pg - 96 Q13 - Resource = m

$$(C) \left[\sum_{i=1}^n S_i \leq m+n \right]$$

$$S_1 + S_2 + S_3 + \dots + n < m \quad \boxed{3}$$

$$S_i \leq m \quad n \leq m+n$$

5. 2. 13 23

Proof - for Not to be cond'n of deadlock -

$$S_1 + S_2 + S_3 + \dots + S_n - n < m$$

$$\sum_{i=1}^n S_i \leq m+n$$

→ proved

14.

k=9 n=9

R_P → R_R

k=3 n=3

RG


$$\boxed{P_R} \rightarrow \boxed{R_R}$$

Date: / /

Page No.

$P_0 \rightarrow R \quad P_1 \rightarrow R \quad P_2 \rightarrow R \dots P_{k-1} \rightarrow R$



$n = R_0 \quad k = 10$



$g_4 | p_0 - P_1 \quad P_2 \quad P_3 \quad \text{No } x_p, x_q$
 $y_1 \quad y_2 \quad y_3 \quad x_p + x_q \geq \max y_k \therefore n - x_p + x_q \geq \max y_k$

$y_p = 0$ implies that they do not require instance y_p & y_q .

\therefore when x_p & x_q complete it must be greater than $\max y_k$ so that if any process gets y_k , it should complete its execution.




Concepts of deadlocks-

1. Deadlock characteristics.
2. Deadlock prevention. It is tried that cond'n must be followed so that deadlock can't happen.
3. Deadlock Avoidance. cond'n of deadlock arises but escape possible.
4. Deadlock Detection.
5. Deadlock Recovery.

DeadLock Characteristics-


1. Mutual Exclusion - I The resource has to be allocated to only one process or it is freely available
- II. there should be a one to one relationship b/w the resource & the process.
2. Hold & Wait: The process is holding the resource & waiting on some other resource simultaneously



3. No Preemption - The resource has to be voluntarily released by the process after completion of the execution.

- II. It is not allowed to forcefully preempt the resource from the process

4. Circular Wait - The processes are circularly waiting on each other for the resources




- All these conditions are symptoms/behavior of deadlock.

- If all the above 4 conditions are existing in the system, then definitely there exist a deadlock.

- All the above four conditions are not truly independent because the circular wait includes hold & wait.


Deadlock Prevention-

- 1. Mutual Exclusion - It is not possible to dissatisfaction the mutual exclusion always coz of sharable and unshareable resources.



If two processes want to read file at same time, they must be allowed as it is sharable resource.

Sharable Resource




It is not possible to allow both process to access at same time as it is non-sharable resource.

- 2. Hold & Wait - to avoid Hold & wait, we can do allow only holding or only waiting to avoid deadlock.

- Conditions to satisfy only holding or only waiting:-

- 1. Allocate all the resource required by process before start of execution.




Date: / /
Page No.

• Process P_1 is requesting the resource before start of exec,
it is basically known as low device utilization or less
device resource utilization.

3. No Preemption

2. the process should release all the existing resources before
making the new request.

Let P_1 request for 100 resource but only 85 are allocated to
it so it cannot start its execution. it has to place its req-
uest again for placing of new request to R_1 , it has to release
85 first & then again make a request of 100 to R_1 & this
time it get 70 & this will continues.



this may lead to
Starvation

3. No Preemption- The process ' P_1 ' is requesting for Resource R_1 .

Two case arises-

1. Resource R_1 is free,
2. _____ is not free.

• If R_1 is free, it will be allocated to the process P_1 .

• If Resource R_1 is not free & allocated to some other process P_2 ,
then also two case arises-

(a) if the process P_2 is in execution then process P_1 has to wait.

(b) if the process P_2 is not in execution & waiting on some other process for resource R_2 , then preempt the resource R_1 from process P_2 & allocate it to the process P_1 .


4. Circular Wait - I. The resources will be assigned with the unique numerical No....

II. the process can request for the resource only in the increasing (or decreasing) order of enumeration (numbering).

If P_1 made first request for $R_5 \rightarrow$ allowed

Request II is made for R_3 by $P_1 \rightarrow$ not allowed

bcoz only increasing order is allowed:



1. P_2 request R_3 - allowed & allotted.

2. P_1 request R_5 allowed & allotted

3. P_3 request R_5 - allowed

4. $P_1 \rightarrow$ request $R_3 \rightarrow$ Not allowed

Deadlock Avoidance - It will be implemented by using by using Banerji's Algorithm.


Banker's A

Banker's Algorithm-

	Total Available Resources			A ↓	B ↓	C ↓
	10	5	7			
Maximum Need						
Process	A	B	C	A	B	C
P ₀	7	5	3	0	1	0
P ₁	3	2	2	2	0	0
P ₂	9	0	2	3	0	2
P ₃	2	2	2	2	1	1
P ₄	4	3	3	0	0	2
	7	2	5	10	5	7

Remaining Need = Max Need - current Allocation

current Available = total - total current allocate



1. If we can satisfy the remaining need of all the processes with the current available resources than the system is said to be in safe state, otherwise, system is said to be in unsafe state.
2. if the system is in unsafe state, it is possible for deadlock.
3. the order in which we satisfy the remaining need of all the processes is called as safe sequence.
4. the safe sequence may not be unique, there may be multiple safe sequences.
5. the unsafe state purely depends on the behaviour of the process.
6. the deadlock avoidance is less restrictive than deadlock prevention.

Safe Sequence → P₁, P₃, P₄, P₀, P₂

P₁, P₄, P₃, P₀, P₂

P₁, P₃, P₄, P₂, P₀

P₁, P₄, P₃, P₂, P₀

Safe Sequence (P₁, P₃, P₀, P₂, P₄)

- Whenever a process request for resources, Banker algorithm is applied
- to check whether deadlock is occurring or not by granting the request. If deadlock exist, request will be denied; if not, resources are allocated.
- If the system is in safe state, then the request of process will be granted & if the system is in unsafe state, then the request of process will be denied & deadlock will be avoided.

Ques 2 - 643

P₀ 6 2 0

481

P₁ 1 3 0

643.

(d) All P.D.R

P₃ 1 0 2

677

P₃ → No P, Q + can be

P₃ 1 0 4

644.

R → Not

8 P₀ 1 2 0 0

1, 1, 2, 0

- P₂, P₃, P₄, P₀, P₁

P₁ 0 1 0 2

2, 2, 2 0

exist safe state

P₂ 0 0 2 0

1, 3, 2, 3, 0

P₂, P₃, P₄, P₀, P₁

P₃ 1 1 0 0

3, 3, 3, 1

9, 11, 2, 0

P₄ 2 0 0 0

5, 3, 4, 2

0, 0, 2, 0

8, 4, 4, 3

P₂, 1, 1, 2, 0

3, 2, 3, 0


3, 3, 3, 1

5, 3, 4, 2

6, 4, 4, 3

Deadlock Detection-

- (i) the resources are of single instance type;



if all variable are of single instance type,
then run cycle detection algorithm.

$$\rightarrow R_1 \rightarrow P_1 \rightarrow R_2 \rightarrow P_2$$

- If cycle exist, then deadlock occur (nec^{essary} & suff^{icient} condⁿ)
- If cycle does not exist, then deadlock is not there.
- If all resource are of non-single instance type, then the cycle in the resource allocation graph is just a necessary condⁿ but not sufficient condⁿ for occurring of deadlock.

- (ii) the resources are of multiple instance type:

	Current Allocation			Current Available			Remaining Need		
	A	B	C	A	B	C	A	B	C
P ₀	0	1	0	0	0	0	0	0	0
P ₁	2	0	0				2	0	2
P ₂	3	0	3				0	0	0
P ₃	2	1	1				1	0	0
P ₄	0	0	2				0	0	2

Q what happen if the process P₂ is requesting for additional resource of (0, 0, 1)?

$$P_2 \rightarrow \text{old } 0 \ 0 \ 0$$

	Current Allocation			Current Available			Remaining Need		
	A	B	C	A	B	C	A	B	C
P ₀	0	1	0	0	0	0	0	0	0
P ₁	2	0	0	0	1	0	2	0	2
P ₂	3	0	3	↓ Now No other need			0	0	1
P ₃	2	1	1	is getting satisfied.			1	0	0
P ₄	0	0	2				0	0	2

P₀ \Rightarrow (unsafe) \Rightarrow Deadlock

- No resources are getting allocated so P₁, P₂, P₃, P₄ remain in waiting state so surely system is going to unsafe state. if the state of i.e. resource req. of P₁, P₂, P₃, P₄ is not change than system will surely go to deadlock state.
- the processes involved with in deadlock will be P₁, P₂, P₃, P₄.

DeadLock Recovery

1. killing the process - kill all the processes which are involved in the deadlock.
- (b) kill the processes one after the other - initially a process is killed, then if still system is in deadlock than another process is kill.
- (a) low priority process - Low priority process is chosen as victim of time killing.
- (b) % of Process completion - Process which are just started are chosen to kill

(P₂)


(P₁)

5%


95%

$\therefore P_2$ get killed.

selected as victim to kill.



d) No of resource the process is requesting - the process Requesting more resource is chosen as victim to kill




2. Resource Preemption- I the resources will be preempted from the processes which are involved in the deadlock and the preempted resource is will be allocated to some other processes so that we can recover the system from the deadlock.

II if the above condition is followed than there may be a possibility for process to go into starvation.

3. Ostrich Algorithm- ignore the deadlock.

Threads - The light weight process


+ no of instruction
context



Advantages -

(1) Responsiveness - If the process is divided into multiple threads, than if one thread completes its execution immediately the O/P is responded this response will be fast compare to the response of the process.

2: Faster Context Switches -



the context switching time between the threads will be very less compared to the context switching time between the processes because the threads will have less context as compare to the processes.


3: Effective Utilization of Multiprocessor system - If the process is divided into

multiple threads, than different threads can be scheduled on to different processors so that process execution will be faster.

Resource Sharing -

code	data	files
Registers	Stacks	

Single threaded process



- Resources like code, data, files will be shared i.e. memory will also be shared b/w the threads within the process.
- But processing data structure like stacks & register will not be shared b/w the threads, as each require a separate area for processing.
- Every thread will have its own stacks & registers.

5. Enhanced Throughput of the system - If the process is divided into multiple threads & if we consider one thread as one job then the No of jobs completed for unit time will increase & throughput of the system will be enhanced.

all threads are considered as
a process & to which they
belong, by the OS.
Date: 1/1/2023
Blocking system call - I/O operation

- 6. Economical: Implementation of threads does not require any cost. There are various programming language API's which support implementation of the thread.
Ex - Java API.

Threads are categorized into two types -

(i) User Level Threads.

(ii) Kernel Level Threads.

User Level Threads

Kernel Level threads

1. These are implemented by user programmer... 1. Kernel Level threads are implemented by the OS.

2. User Level Threads are not recognized by operating system & operating system view a thread as a process only.

3. If one user level thread is performing blocking system call, than the entire process will go into block state.

3. If one kernel level thread is performing blocking system call, than other thread will continue the execution.

4. User Level threads are designed as dependent threads.

4. Kernel Level Threads are designed as independent threads bcoz two threads can continue together (one at I/O & other at CPU)

5. Implementation of User Level threads is easy.

5. Implementation of the kernel Level thread is complicated bcs divided the instn in such a way that they become independent is difficult.

6. User Level thread will have less context.
6. Kernel Level thread will have less context as they are independent.

7. No Hardware support required for user level threads.
7. Scheduling of kernel Level threads requires hardware support.

Note - GRANU Scheduling is used in threads.

I/O operation - I/O of the process is categorized into two types -
(i) Synchronous I/O.
(ii) Asynchronous I/O.

Synchronous I/O - 1. In synchronous I/O, the process performing I/O operation will be placed in the block state till the I/O opn is completed.

2. Once the I/O opn is completed, an ISR (Interrupt Service Routine) will be initiated which brings the process from Block state to Ready state.

• By default, opn is done using synchronous I/O.

Asynchronous I/O - 1. In this, While initiating the I/O request, the "handler function" will be registered.

2. the process is not placed in the block state & it continues to execution the remaining code after initiating the I/O request. (Remaining code not depending on I/O)

3. At the point, when I/O request is completed, the signal mechanism is used to notify the process that the data is available & registered handler function will be asynchronously invoked.

(it is again-invoked to tell about the data to the process.)


- Handler function tries to specify the details of I/O operation, to be performed like which opn has to be done, which data to be used.

(OS by William Stalling) MEMORY MANAGEMENT (main m/m)


- Main Memory | Primary M/M | Physical M/M | RAM

- functionality of Memory Manager - Allocating & deallocating M/M to the processes.

Goal: the efficient utilization of memory by minimizing the internal & external fragmentation



Basics:	$2^{10} = 1024 = 10^3 = 1K$
	$2^{20} = 1M$
	$2^{30} = 1G$
	$2^{40} = 1T$



Ques- Consider a system which has 256 MWords & each word is having size of 128 bits. What is capacity of M/M in B?

$$\begin{aligned} \text{Capacity} &= 256 \times M \times 128 \\ &= 256 \times 2^8 \times 2^4 \times 2^{20} \times 8 \\ &= 2^2 2^{30} \text{ Bytes} \\ &= 4 \text{ GB} \end{aligned}$$

Ques- Consider a system which has 64 G words & each word is having size of 16 bytes. what is capacity of M/M in Bytes?

$$\begin{aligned} \text{Capacity} &= 64 \times G \times 16 \text{ Bytes} \\ &= 2^{10} \times 64 \times \text{Bytes} \\ &= 1 \text{ TB} \end{aligned}$$

Ques- Consider a system where 32 Binary bits are used to represent all the words of memory & each word is having size of 32 bits. what is capacity of M/M in Bytes?

$$\begin{aligned} \text{Capacity} &= 2^{32} \times 2^5 \text{ bits} \\ &= 2^{34} \text{ bytes} \\ &= 16 \text{ GB} \end{aligned}$$


RAM chip Implementation- Main M/M is implemented by using RAM chip.

- Size of RAM chip = 128 Bytes

Organize the M/M capacity of 16 KB.

(ii) Draw the Memory Organisation Map.

(iii) What is the size of decoder required?




$$(i) \text{No of RAM chip Required} = \frac{\text{Total M/M Requirement}}{\text{Available M/M}}$$

$$= \frac{16 \text{ KB}}{128 \text{ B}}$$

$$= 128$$

(ii)



(iii) 7×128

$$\text{Size of decoder} = 7 \times 128$$



16 KB Memory


Ques- RAM chip Size - 256×1 bit

Organize memory capacity of 32 MB.

$$(i) \text{ No of RAM chips Required} = \frac{32 \times 2^30}{2^8} = 2^{20} \text{ chips}$$

(ii) Memory Mapping -

$$\begin{aligned} \text{In a row} &= \frac{2^{20}}{2^3} = 2^{17} \\ \text{in a column} &= 2^3 \end{aligned}$$



$$(iii) \text{ size of decoder} = 17 \times 2^{17}$$

for finding row & column,

rows	32M	1 Byte column
2^{25}	256	1 bit column = 8
2^8	2^{17}	rows = 2^{17}

Ques- RAM chip size = 512×2 bits


Organize the m/m capacity of 16 MB.

(i) No of RAM chip required = $\frac{16 \times 2^{20} \times 2^3}{2^9 \times 2} = 2^{17}$ chips

No of rows column $\Rightarrow 4 \Rightarrow 2^2$

No of rows = $2^{17}/2^2 = 2^{15}$

(ii)



(ii) Size = 15×2^{15}

Ques- The main memory unit with the capacity of 4 MB is build using DRAM chips. Each DRAM chip is having 1K rows of cells with 1K cells in each row. Size of DRAM chip is $1M \times 1$ bit. the time taken for each single refresh op is 100 ns than the time required (new) to perform the refresh op on all the cell in M/M unit is?

No of RAM chip required = $4 \text{ MB} = 32 \text{ chip}$
1 Mb

for Refresh op, time required = 100 ns (a) 100 ns

for 1 DRAM = $100 \times 1K \times 1K$
 $= 100 \times 2^{20} \text{ ns}$

\therefore for New Memory = 32 DRAM

$= 32 \times 100 \times 2^{20} \text{ ns}$


(b) $100 \times 2^{10} \text{ ns}$

(c) $100 \times 2^{20} \text{ ns}$

(d) $3200 \times 2^{20} \text{ ns}$

Loading - Bringing the program from secondary memory to main memory is called as Loading.

Linking - Establishing the linking between all the modules or all the functions of the program in order to continue the execution.



Loading & Linking is further categorized into two types-

1. Static.

2. Dynamic.

Static: Loading the entire program into memory before start of program execution is known as static Loading.

1. Inefficient utilization of Memory because whether it is required or not required, the entire program will be brought in to memory.

2. The program execution will be faster.

3. If the static loading is used accordingly, the static linking will be applied.

- Dynamic loading - Loading the program into memory on demand is called as dynamic loading.
 - Initially only main program function is loaded to Main memory, when add fn is needed while execution than it is brought to the main memory i.e. fn are getting added to main m/m on demand.
 - The efficient utilization of memory is carried out.
 - The program execution will be slower.
 - If the dynamic loading is used, accordingly the dynamic linking will be applied.
- Address Binding - Association of program instⁿ & data to the actual physical M/M Location is called as Address Binding.
 - It is performed only after linking & loading of program.

Program P	0		
I ₁ - 10	1		
I ₂ - 20	2		
I ₃ - 30	3	(P ₁)	
I ₄ - 40	4		
	5		

each instruction of a program is getting binded with an address so that its access become easy.

$$PC = 10 \ 20 \ 30 \ 40$$

- Three types - 1. compile time Address Binding } theoretical concept.
2. Load time
3. Execution time AB or Dynamic AB.

Compile time Address Binding - If the Compiler is responsible of association of program instruction & data to the actual physical M/M location is called as compile time Address Binding.

3. The compiler requires to interact with a OS memory manager to perform compile time address binding.
2. Load Time Address Binding - This type of address binding will be done after loading the program into memory.
2. This type of address binding will be done by OS memory manager (loader).
3. Execution / Dynamic Address Binding -
- 1. the address binding will be postponed even after loading the program in to memory.
 - 2. The program will keep on changing the locations in the memory till the time of program execution.
 - 3. This type of Address Binding will be done at the time of program execution & this will be done by the processor practically used approach.
- postponing of address binding is done bcoz it keep on changing its position due to memory mgt. technique by os.
- Parasitic Note - Majority of the OS practically implements dynamic loading, dynamic linking & dynamic address Binding.

Memory Management Techniques

(i) Contiguous Technique

(ii) Non contiguous technique

- fixed partition scheme

- Variable partition scheme

- Paging

- Multi Level Paging

- Inverted paging

- Segmentation

- Segmented Paging

Contiguous M/M Mgt Technique

(a) Fixed Partition Scheme

- No. of partition is fixed.

- Size may vary (size of partition)

20KB internal fragmentation

	P ₁	50 KB
1		100 KB
2		200 KB
3		300 KB
4		250 KB
5		150 KB
6		80 KB
7		220 KB

Memory partition
block/chunk holes

- 1. In this scheme, the M/M will be divided into fixed No. of partitions.
- 2. Fixed means the No. of partitions are fixed in the memory.
- 3. In this, in every partition, only one process will be accommodated.
- 4. the degree of multiprogramming is restricted by No of partitions in the main memory. i.e. only N processes are entertained.
- 5. Maximum size of the process is restricted by maximum size of the partition.
if. P₁ = 350 KB this cannot be accommodated.
- 6. if P₂ = 30 KB each M/M it is placed in 50KB partition
- 20KB is getting wasted, known as internal fragmentation
(It leads to fragmentation as this 20KB can't be used to enter

Problem- 1. Degree of Multiprogramming is restricted.
2. Size of process is restricted with size of pa

Variable Partition Scheme-

In Variable Partition Scheme; initially memory will be single continuous free block.

		Memory
P_1	50 kB	
P_2	200 kB	
P_3	350 kB	
P_4	300 kB	
P_5	150 kB	$P_g = 100 \text{ kB}$
P_6	250 kB	
$\cancel{P_7}$	70 kB	
P_8	220 kB	

External Fragmentation

Memory

- Whenever the request by the process arrives accordingly will be made in the memory.

- Initially $P_1 \Rightarrow 50 \text{ kB}$, then a 50 kB partition in P_1 & P_1 will be accommodated there.

- Here problem of restricted degree of multiprogramming is resolved by not fixing the No of partition.
- problem of accommodating larger size process also get resolved
- the problem of internal fragmentation is also reduced.

Now, $P_2 \Rightarrow 200 \text{ kB}$

$P_3 \Rightarrow 350 \text{ kB}$

$P_4 \Rightarrow 300 \text{ kB}$

$P_5 \Rightarrow 150 \text{ kB}$

$P_6 \Rightarrow 250 \text{ kB}$

$P_7 \Rightarrow 70 \text{ kB}$

$P_8 \Rightarrow 220 \text{ kB}$

- Suppose after some point of time, suppose P_1 completed, then OS will perform task of deallocation of Memory:
- Suppose P_7 also get completed than it also get deallocated

After DeAllocation,

free space = 120 kB

Let P_9 arrives $P_9 \Rightarrow 100 \text{ kB}$

this request cannot be entertained as process is stored in continuous form.


This problem is known as External Fragmentation.

External Fragmentation - problem of not being able to use available memory as it is not continuous

• Let $P_{10} = 30 \text{ kB}$: it is placed to 50 kB blocked then we get a partition of 20 kB.

If in this manner, small process remain coming than small free slot are available these small slot lead to external fragmentation for large processes.

- If the smaller processes keep on coming, then larger partition will be made into smaller partitions.



These small partition can not accommodate a large process as contiguous entity. Hence leads to external fragmentation.

To avoid the external fragmentation, the following technique are used:

- (i) Compaction: 1. Moving all the process towards top or towards the bottom to make the free available memory in a single continuous place is called as compaction.
2. The problem is that all the process get disturbed.
3. It is not suggestible to implement it practically because it interrupts all the running processes in the memory.

- (ii) Implementing Non contiguous memory mgt. technique-

- (a) Partition Allocation Methods- it basically select the best fit partition for a process to be placed when more than one space is available.

- (i) First Fit: Allocate the process in a partition which is first sufficient partition from top of the memory.

2. Best Fit: 1. Allocate the process in a partition which is the smallest sufficient among the free available partitions.

2. To find out the smallest sufficient, it requires to search all the free partitions in the memory.

3. Worst Fit: 1. Allocate the process in a partition which is largest sufficient among the free available partitions.

2. To find out the largest sufficient, it requires to search all the free partitions in the memory.

4. Next Fit: The Next Fit also works like the first fit but it will search for the first sufficient partition from the last allocation point.

Ques - Consider the following memory map


(i) First Fit: $P_1 = 22 \text{ KB}$ partition

(ii) Best Fit: 18 KB for P_1

(iii) Worst Fit: 36 KB for P_1


(iv) Next Fit: 36 KB for P_1

$P_1 \rightarrow 16 \text{ KB}$



How many successive request of 6 KB will be satisfied by using first fit assuming variable Memory partition scheme?

Ques- Consider the following memory map



The request from the process are 300 kB, 25 kB, 125 kB, 50 kB respectively. the above request can be satisfied with (Assume Variable partition technique)

- (a) Best fit but NOT first fit
- b) first fit but NOT best fit
- c) Both first fit & best fit
- d) Neither first ~~first~~ fit NOR best fit

the Best fit not always result the best solution for the problem.

Non Contiguous Memory Mgt. Technique- process need not be allocated a continuous memory.

1. Paging -

TERMINOLOGY -

1) Logical Address Space or Virtual Address Space (LAS or VAS) -

- Represented in the form of words or bytes Eg- 32 MW or 32MB

2. Logical Address (LA) or Virtual Address (V.A) -

- Represented in the form of bits Eg: 25 bits or 32 bits

3. Physical Address Space (P.A.S)-

- Represented in the form of word or bytes Ex- 512 kW or 512 KB

4. Physical Address (P.A)-

- Represented in the form of bits Ex- 19 bits

Ques if Logical Address is of 38 bit what is Logical Address Space

$$\text{Logical Address Space} = 2^{38} \text{ Word}$$

$$= 256 \text{ GiWords}$$

Ques - if Logical Address space is 64 TWord what is logical address?

$$\text{Logical address space} = 64 \text{ T Word}$$

$$= 2^{62} \text{ word}$$

$$= 2^{46} \text{ word}$$

$$\boxed{\text{Logical Address} = 46}$$

Ques P.A = 37 bits

what is P.A.S = ?

$$P.A.S = 2^{37} \text{ Word}$$

$$= 128 \text{ GiWord}$$

Ques - if P.A.S = 32 KB B - for byte addressable memory

$$\boxed{P.A. = 15 \text{ bits}}$$

no need to include it.

Note - CPU always generate 'Logical Address' in OS.

Paging - 1. The technique of mapping CPU generated logical address to physical Address is called as paging.

2. the paging will be implemented at hardware level.

3. If the logical address is same as physical address, then

No hardware support of paging is required.

Basically when a process execute, it is loaded to RAM & get PA,

but CPU generate logical address for exⁿ of instruction. both

PA & LA is not same, generally

Paging - Let $L.A = 13$ bits
 $P.A = 12$ bits

Here $L.A > P.A$

$$L.A \cdot S = 2^{13} \cdot W$$

$$= 8 \text{ Kwords}$$

$$P.A \cdot S = 2^{12} \cdot W$$

$$= 4 \text{ Kwords}$$

Let system is word Addressable

8 KW

0

1

2

3

1 kW Now Logical Address space

1000 will be divided into equal
001 sized pages.

010

011

100 Let page size = 1 kW

∴ No of pages = 8 kW

in LAS

= 8

101

110

111 No of pages = LAS

page size

PAS LAS

Page No

- Physical Address Space will be divided into frames of equal size

- Page size will always same as frame size

{Page Size = Frame size}

No of frames = $\frac{PAS}{\text{frame size}} = \frac{4 \text{ kW}}{1 \text{ kW}} = 4$

- Some of the Pages of LAS will be brought into PAS.
- Let Page No. 7 Pg No 5 P3 P1 are brought to PAS.

- Page Size = 1K words. Page will have 1 kW

0000000000	0	I ₁	→ stores one word in it
0000000001	1	I ₂	(Here actual instruction is getting stored)
0000000000	2	I ₃	
⋮	⋮	⋮	
11111111	1023	⋮	11K W → require 10 bit for addressing
		Page	

- Whenever the paging is applied, the page table will be maintained


0	0	I ₁	it include the entry equal to No of pages.
1	1	I ₂	
2	2	I ₃	
3	3	⋮	
4	4	⋮	
5	5	⋮	
6	6	⋮	
7	7	⋮	
		Page Table	Page Table Entry (P.T.E.)
		Page No	

- No of pages in the LAS is equal to the No of entries in the page table.

- Page entry contains frame No definitely & can store some additional information.
- as P₁ is also available in Page Frame 3

- the page table entry definitely contains frame No

- Page Table is also called as Address Translation table.
- the frame No is also called as Translation bits.



b = No of bits required to represent pages of LAS

01 page No.

d = the No of bits required

to represent pagesize

01 the word no of
the page.

data

- It is also known as page offset (d)

- We assume that physical Address is 12 bits.


f = No of bits required to represent frames of PAS or frame No

d - the No of bits required to represent frame size

01 the word No of the frame or frame offset.

- b is used across the page table & corresponding frame No is obtained.

- d is directly copied to the P.A. Now the f data will tell about the frame No to be visited & d will help in selecting word from page.



Important Points

1. whenever the process is created, the paging will be applied on the process & page-table will be created, and the base address of the page table will be stored in the PCB (process control block).
 2. Paging is with respect to every process & every process will have its own page table.
 3. the page tables of the processes will be stored in the main memory.
 4. There is no external fragmentation in the paging bcoz frame size is equal to page size as each page get fitted into frame.
 5. The internal fragmentation exist in the last page & internal fragmentation in the paging is considered as $\frac{P}{2}$ where 'P' is the page size.
- (P) half ex- LAS = 16KW \therefore No of page = $\frac{16KW}{3KW} = 5.33 \Rightarrow 6$

NOTE- the page table entry definitely contains frame No. but sometimes along with the frame No., it may also contain add'l bits. ~~for~~ like -

(i) Valid / Invalid bit or Present Bit.

(ii) Modified Bit or Dirty Bit.

(iii) Reference Bit.

(iv) Page Protection Bits


Frame No/ Translation bits	V/I bit	Modified/ Dirty bit	Reference Bit	P.P.
----------------------------------	------------	------------------------	------------------	------

Page Table Entry

Page protection
bits

Valid/Invalid bit- it contains is used to identify whether the page is currently available in the main memory or not.

It takes two values -



0 Not present in main memory
1 present in main m/m

Modified bit or Dirty Bit- it is used to identify whether the page is modified or not modified

while accessing the page by the processor as part of the execution

Modified bit

0 Not modified
by the CPU

1 Modified

Reference bit - the Reference Bit is used to identify how many times the page is referred to while performing the execution.

• Any No of bit is used show it.

Page Protection Bits - these bits are used to provide protection & security from the unauthorized access.

Ques - Consider a system which has logical address = 27 bits & physical address is 21 bits & page size is 4 KB. Then, calculate No of pages & No of frames.

$$\text{LAS} = 2^{27} \text{W} = 128 \text{GW}$$

$$\text{PAS} = 2^{21} \text{W} = 2 \text{GW}$$

$$\therefore \text{No of pages} = \frac{128 \times 2^{20}}{2^2 \times 2^{10}} = 2^5 \times 2^{10} = 2^{15} \text{ pages}$$

$$\text{No of frames} = \frac{2 \times 2^{20}}{2^2 \times 2^{10}} = 2^9 \text{ frames}$$

Ques - Consider a system which has no of pages = 8K & page size is 16KB. physical address is 18 bits & memory is Byte Addressable then calculate Logical address & No of frames.

$$\text{LAS} = 16 \times 2^{10} \times 2^{10} \times 2^3 \Rightarrow 2^{27} \text{B}$$

$$\text{LA} = 27$$

$$\text{frame} = \frac{2^{18} \text{B}}{16 \text{KB}} = 2^4 = 16$$

$$\therefore \begin{cases} \text{Logical Address} = 27 \\ \text{frames} = 16 \end{cases}$$

Date: / /
Page No.

Consider a system which has $\text{LAS} = 128 \text{ MW}$ & $\text{PA} = 24 \text{ bits}$. The PAS is divided into 8 K frames. The memory is word addressable than what is page size & how many pages are there in LAS.

$$8 \cdot 8K = 2^{24} W$$

$$\therefore 2^e = \frac{2^{24}}{2^{13}}$$

$$\therefore 2^e = 2^{11} W = 2 \text{ KW} \quad [\text{page size} = 2 \text{ KW}]$$

No of pa:

$$\therefore \text{No of pages} = \frac{128 \text{ MW}}{2 \text{ KW}} = 64 \text{ K pages}$$

Ques Consider a system which has $\text{LA} = 32 \text{ bits}$ & $\text{PAS} = 64 \text{ MB}$ & page size is 4 KB. Then what is the approximate size of page table in Bytes.

$$\text{No of pages} = \frac{2^{32} \text{ B}}{2^{12} \text{ B}} = 2^{20} \cdot 2^{20}$$

$$\text{No of frame} = \frac{2^6}{2^{12}} = \frac{2^4}{2^8} = 14 \cdot \frac{14}{2 \text{ MB}}$$

No of bits required in page table entry = $14 = 16$


$$\text{total size} = 2 \text{ B} \times 2^{20}$$

$$= 2 \text{ MB}$$


{ P.T. size = # of Entries in P.T. \times P.T.E size }

Date : / /
Page No.

Ques - Consider a system having the page table with 4K entries and logical address is 2⁹ bits than what is the physical address if the system has 512 frames?



$$\text{page size} = 128 \text{ KW}$$



$$512 = \text{PAS}$$

128 K

512
frame 2^9

$\therefore 2^6$ bits

$$\text{PAS} = 2^{26} \text{ W}$$

$$\text{PA} = 2^6 \text{ bits}$$

$$39. \quad \text{LAS} = \text{PAS} = 2^{16} \text{ B} \quad \text{Nb of frame} = \frac{2^{16}}{2^9} = 2^7$$

$$\text{Page size} = 512 \text{ B}$$

$$16 = 1 + 1 + 1 + 3 + 7$$

7 bits for frame

1 + 1 + 1 + 3 → for extra

$$\therefore \text{Remaining} = 16 - 7 + 6 = 16 - 13 = 3$$

14 -

Ques - Consider a system which has logical address of 40 bits

& page size is 16 KB & page table entry require 48 bits

than what is the page table size in Megabytes

$$\text{No of pages} = \frac{2^{40} \text{ B}}{2^{14} \text{ B}} = 2^{26} \text{ pages}$$

$$\therefore \text{page table} = 6 \times 2^{26} \text{ Bytes}$$

$$= 2^{26} \times 6 \text{ MB}$$

$$= 64 \times 6$$

$$= 384 \text{ MB}$$

GIATE 2015

Consider a system which has physical addresses of 32 bits & page size of 8KB & memory is byte addressable. the page table entry contains a valid/invalid bit, a dirty bit, & 3 permission bits. If the translation bits, the page table size of a process of 16 MB then what is length of logical address.

$$\text{No of frame} = \frac{2^{32} B}{2^{13}} = 2^{19}$$

$$\text{frame} = 19 \text{ bits} \quad 2^{19} \quad 1M$$

$$1 \text{ page table entry} = 2^4 \text{ bits}$$

$$\text{No of pages} = 1MB = \frac{2^{20} B}{2^{13} B} = 2^{20} \times 2^3$$

$$\text{Logical Address Space} = 2^{20} \times 2^{10} \times 2^3 B \times 2^3 \\ = 2^{38+3} B = 2^{36}$$

$$\text{Logical Address} = 38 = \underline{\underline{2^{36}}} = \underline{\underline{36}}$$

16-oct-2016 -

Ques- Consider a system which has LAS=PAS = '8' bytes & page size = p bytes & page table entry size is e bytes. the memory is byte addressable. what is the optimal value of page size by minimizing the memory overhead of maintaining the page table size & internal fragmentation in paging?

$$\text{page table size} = \frac{8 \times e}{p}$$

$\frac{8}{p}$ must be less

Ans Here page table size = $\frac{S}{P} \times e$

P% internal fragmentation in $\frac{S}{P} \times e$

for minimum overhead, $\frac{P}{2} = \frac{S \times e}{P}$ suspect

$$P^2 = 2Se$$

$$P = \sqrt{2Se}$$

Memory Overhead = Page table size + Internal fragmentation in paging

$$= \frac{S \times e}{P} + \frac{P}{2}$$

for minimum overhead = 0 $\frac{S \times e}{P} + \frac{P}{2} = 0$ $\frac{dM}{dP} = 0$

$$\frac{1}{2} - \frac{Se}{P} = 0 \quad P^2 = 2Se$$

$$P = \sqrt{2Se}$$

$$P = \sqrt{2Se}] P$$

Performance of Paging - 1. The main memory access time = M
2. the page tables are stored in main


memory

then, the formula for effective M/M Access time,

$$E.M.A.T. = 2M$$

- 1. The translation look Aside Buffer (TLB) is added to improve the performance of paging.
- 2. The TLB is a hardware device which is implemented by associative Registers.
- 3. The TLB contains frequently referenced page No & corresponding frame No.
- 4. The TLB access time will be very less compared to the main M/M

Date: / /
Page No.



- Initially system will look in TLB for page, if page No is there than corresponding frame No is taken known as TLB Hit & directly go to PA.

- If page is Not there, Now it again look for page in page table residing in main m/m.

- The TLB Access time = c

$$\text{TLB Hit Ratio} = \alpha$$

the formula for effective M/M access time,

$$\text{EMAT} = \alpha(M+c) + (1-\alpha)(2M+c)$$

Ques Consider a system which has main m/m access time = 100ns

& TLB Access time is 20ns & TLB hit ratio is 95% then

what is effective M/M access time with TLB & without TLB?

With TLB, $EMAT = 0.95(120) + 0.05 \times 220$
 $= 114 + 11$
 $= 125 \text{ ns}$

Ques- How much hit ratio is required to reduce the effective memory access time from 300ns w/o TLB to 250ns with TLB? The TLB access time is 60ns.

Ans- $300 = 2 \times M$

$M = 150 \text{ ns}$

$250 = \alpha(150 + 60) + (1-\alpha)(300 + 60)$

$25 = 21\alpha + 36 - 36\alpha$

$15\alpha = 36 - 25$

$\alpha = 11/15 = 0.733$

73.3%


Ques- Consider a system which has logical address = 32 bits & page size is 4KB & page table entry size is 1 word & Memory is word addressable than what is page table size?

No of page = $2^{32} \text{ W} = 2^{20}$

2^{12} W

∴ Page table Size = $2^{20} \times 1 \text{ word}$
 $= 1 \text{ MB word}$

MultiLevel Paging



Date: / /
Page No.

$L_A = 32 \text{ bits}$
 $\text{page size} = 1 \text{ KB}$
 $\text{page table entry size} = 1 \text{ word}$

B: No. of bits required to represent the page size of page table words
No. of page offset bits of page offset of page

Page Table
 $P_1 = \text{Base Address of page table} = 1 \text{ KB}$
 $P_2 = \text{No. of pages of page table}$
 $P_3 = \text{No. of pages of page table}$

$x = \text{Page size of page table} = 1 \text{ KB}$
 $p_1 = \text{No. of bits required to represent No. of pages of page table}$

Here, Page Table size = $\left(\frac{2^{32}}{2^{12}}\right) \times 1W = 2^{20}$ word = 1 MW

No. of pages	0	0	1	1 kW
	1	2	F	1 kW
	3	4	F	1 kW
	5	6	F	1 kW
	7	8	F	1 kW
	9	10	F	1 kW
	11	12	F	1 kW
	13	14	F	1 kW
	15	16	F	1 kW
	17	18	F	1 kW

- 1. To avoid the overhead of bringing large size page table into memory, the multilevel paging will be implemented.
 - 2. In the Multilevel paging, paging will be applied on the page table.
 - 3. Instead of Bringing the entire page table into memory, the pages of page table will be brought into memory.
i.e. Now page table is divided into pages of size 1 kW
- $$\text{No of pages in page table} = 1 \text{ MW} = \frac{\text{size of page table}}{\text{size of page}} = 1 \text{ K}$$


page table of page table → Representation of pages of page table inside main memory.

- P_1 is used to know which page of page table has to be referred. $P_1 = 4$ than 4th page is referred which store x . than we will goto address x & table at x is loaded to main memory & by using P_2 , we get the actual frame No..

- Here overhead of memory actually decreases bcoz if Multi-Level paging is not done, than whole table of 2^{20} size is to be loaded to main m/m but now it is sufficient as by using it only two tables of 2^{10} size are getting loaded.

Ques- Consider a system using 2 level paging applicable. the page table is divided into 2K pages and each page is having 4K entries. the PAS is 64 MW which is divided into 16K frames. the Memory is word addressable & page table entry size in both level is 2 word. calculate.

- (i) Length of Logical Address
- (ii) Length of physical
- (iii) First Level page table size
- (iv) Second Level page table size (page of page table)




$$\begin{aligned}
 \text{(i) Length of logical address} &= 35 \\
 \text{(ii) Length of physical address} &= 26 \\
 \text{(iii) First Level page table size} &= 2^{11} \times 2 \\
 &= 2^{12} W \\
 &= 4 KW
 \end{aligned}$$

$$\begin{aligned}
 \text{(iv) Second level size} &= 2^{12} \times 2 \\
 &= 8 KW
 \end{aligned}$$

Ques Consider a system which has 2-level paging level applicable. the page table is divided into 8-K pages & each page is having 16K entries. the PAS is 128MB which is divided into 4KB frames. the m/m is byte addressable & page table entry size in both level is 32 bits. calculate

- (i) Length of LA



(i) length of LA = 39

(ii) length of PA = 27

(iii) PT first level = $2^{13} \times 32 \text{ bits} = 2^{15}$ bytes = 32 KB

(iv) PT second level = $2^{14} \times 32 \text{ bit} = 6.4 \text{ KB}$

Performance of two level paging -


The main memory access time is m.

the page tables are stored in the main memory
than, the formula for effective memory access time,

$$EMAT = 3m$$

1. The Translation Lookaside Buffer TLB is added to improve the performance of paging.

2. The TLB contains frequently referred page No's & corresponding frame No.



The TLB Access time = c

TLB hit ratio = α

than the formula for Effective Memory Access time,
for 2 level paging

$$E.M.A.T = \alpha(M+c) + (1-\alpha)(3M+c)$$

In this manner

for n -level paging,

$$E.M.A.T = \alpha(M+c) + (1-\alpha)[c + (n+1)M]$$

Important Points - 1. In the Multilevel paging, when the paging applied on the page tables, the last page table which we get is called as first level page table.

2. In the Multilevel paging, when the paging applied on page table, the first level page table entry contains base address of second level page table, the second ^{level} page table entry contains base address of 3 level page table and so on & the final page table entry contains frame No. of actual page. In a M

3. In a Multilevel paging, when the paging applied on page table, whatever may be the levels of paging all the page tables (page of page table) will be stored in main memory.


4. In a multilevel paging, when the paging applied on page table, whatever may be the levels of paging, the page table entries contains frame No.

5. If the page size is not mentioned, in the problem, Generally page size will be same in all the places.

[Windows, page size = 4KB]

Date:	/ /
Page No.	

- 4. Point - page tables entry will contain base address of page of page table. but that page of page table is also stored in main m/m ie stored in a particular frame i.e. that base address will also be a frame No. Hence, all the page table will contain frame No..
- will stored in Main Memory



- Let us suppose for page 1 in 1st Level, ∴ 1 level table & 1 page of 2nd level table & 3rd page of 3rd level table get stored in Main M/M.

- No of bits in x = No of bits in y = No of bits in f

- as all the three thing are present in MM since main memory is represented with frames
- ∴ x, y, f will state some frame No.

Main Memory All the page table are stored in M/M

P ₁	P ₂	P ₃	d
----------------	----------------	----------------	---

→ 3rd level PT index

1st Level PT indexing

2nd Level PT indexing

Ques 25.

Page Size = 1 KB

$$LA = 32$$

$$2^2 \cdot 10$$

$$PTE = 4B$$



$$\text{No of pages} = 2^{32} = 2^{22} \cdot \boxed{10 \ 10 \ 10}$$

$$PT = 2^{26}$$

$$1 + \log_2 22$$

$$PT \ size = 2^{29}$$

$$2^{24} \cdot 2^{10}$$

$$2^{24} \text{ pages } 256$$

Each page table must fit within a page i.e. its size must be equal to page size.


for 1 table -

ie 1024 bytes

for one entry - 4 byte

∴ No of pages allowed - 2²⁸

∴ No of bits = 8



No of Levels = 3

(first level page table size)

1st time paging -

$$\text{Page table size} = 2^{32} \times 4B$$

$$2^{10}$$

Date: / /
Page No.

Ques - GIATE 2013 - Consider a system which has logical address of 46 bits and physical address of 32 bits and memory is byte addressable & page table entry size is 32 bit. the operating system uses 3-level paging for logical to physical address translation and first level page table size is exactly same as page size than what is the page size?

$$LA = 46 \text{ bits}$$


$$PA = 32 \text{ bits}$$

$$PTE = 32 \text{ bits} = 4B$$

$$\text{First Level page table size} = \text{page size} = x$$

46 32

$$x = PTE_1 \times 4$$



$$PTE_1 = x/4$$

32 bits for frame

$$\text{I paging} - \frac{(2^{46})}{x} \times 4$$



$$\text{page table size} = \frac{2^{48}}{x}$$

$$\text{II paging} - PTS = \frac{2^{48}}{x^2} \times 4$$

$$\text{III paging} \left[PTS = \frac{2^{56}}{x^3} \times 4 \right] \Rightarrow \frac{2^{52}}{x^3} = x \quad x^4 = 2^{52}$$

$$x = 2^{13}$$

$$= 8 \text{ KB}$$



process
PT07

P1d

P2d

P3d

P4d

P5d

P6d

P7d

P8d

P9d

P10d

P11d

P12d

P13d

P14d

P15d

P16d

P17d

P18d

P19d

P20d

	frame ← F.No.	P.No.	P	P1d	P2d	P3d	P4d	P5d	P6d	P7d	P8d	P9d	P10d	P11d	P12d	P13d	P14d	P15d	P16d	P17d	P18d	P19d	P20d
CPU	LA	P	1	d																			
	frame	← F.No.	0	P	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15	P16	P17	P18	P19

< PNo., P1d, P2d >
< P5, P9d >

Inverted PT07 frame table

- 1. To avoid the overhead of maintaining the page table for every process, the inverted page table will be implemented.
- 2. In the inverted paging, only one page table will be maintained for all the processes.
- No of entries in the inverted page table is same as No of frames in P.A.S.
- page No is taken from logical Address then page No is searched along with its process id from page table & then its corresponding frame No is taken.
 $\langle P_{no}, P_{ri.id} \rangle$
 $\langle P_5, P_{ri.g} \rangle \Rightarrow 7$ (frame No)
- Note - the memory required to maintain page tables of the processes will be less but the searching time for the corresponding page of a process will be more.

Ques - Consider a system which has LA of 34 bits & PA of 29 bits and Page size is 16KB & page table entry size is 8B. Calculate

- Conventional Page table size.
- Inverted Page table size.

$$\text{No of frames} = \frac{2^{29}}{2^{14}} = 2^{15}$$

$$\text{No of pages} = \frac{2^{34}}{2^{14}} = 2^{20}$$

$$\therefore (i) \text{ Con. page T size} = 2^{20} \times 8B = 8MB$$

$$(ii) \text{ Inverted PT size} = 2^{15} \times 8B = 256KB$$

$$\underline{33} \quad \text{Ratio} = \frac{2^{32}/2^{12}}{2^{17}/2^{12}} = \underline{\underline{2^{15}:1}}$$

$$5. \quad LA = 32 \quad PA = 30$$

page size = 4KB

No of pages = 2²⁰

$$\text{No of frames} = 2^{18}$$

$$\therefore 813e = 2^{18}(20+12) = \underline{\underline{2^{20} \times 8}} \\ = \underline{\underline{2^{20}B}}$$

$$\frac{2^{18} \times (12 + 20)}{2^{22}}$$


222

— ३२ —
२ B

230 B 212 B 220 pages
212 218 20 briefs

$$2^{18} \times 32.25 = \underline{4}$$

Segmentation-



basically user think like diff. modules in a program are stored separately at different places but in paging, they are placed continuous.

Date: / /

Page No.


- 1. Paging does not follows the user's view of memory allocation.
- 2. To achieve the users the view of memory allocation the segmentation will be implemented.
- 3. In the segmentation, L.A.S will be divided into various segments.
- 4. the size of segments of L.A.S will vary in the size.
- 5. the segments of L.A.S are brought into P.A.S
 - s - No of bits required to represent segments of L.A.S or segment No.
 - d - No of bits required to represent the segment size or word No. of segment or segment offset.
 - l - size of segment
 - $d = \max \text{ segment size}$
- No of entries in segment table is same as No of segments in L.A.S
- Size of segment is also called as limit of segment.
- if $l < d$ i.e. $d > l$ than CPU is trying to access the word outside the segment so it will generate a trap to OS.
- $d + l$ will generate the word No to be accessed, where instⁿ are actually.
- Since segments are of variable size, when the variable size the segments brought from L.A.S to P.A.S so it is seems similarly behaving like variable partition scheme. Hence, segmentation still suffers from external fragmentation.
- ~ the entire segment is plotted to main memory.

Date: / /
Page No.

L A
24 3 222
s d

physical address = $498 + 222 \quad (222 < 302)$
 $= 720$

Segmented Paging - "PAGING ON SEGMENT, WHEN SEGMENT SIZE INCREASES"




X = Base Address of page table of Respective segment

A = 34 bits
 $H_7 = <16>$
 size of segment = kW

segment size = $2^{19}W$
 of segment = 2¹⁸

page table of segment
 → table to represent pages of segment

$$\text{Segment Size} = 2^{16} \text{W} = 64 \text{ kW}$$



• Here, entire segment is not

brought into main memory bcoz

it is wastage of resource so

paging is applied on segment

& pages is brought in main

memory.

$$\text{No of pages on segment} = 64 \text{ kW} = 64$$

1 kW

1. To avoid the overhead of bringing the large size segment into memory, the segmented paging will be implemented.

2. In the segmented paging, paging will be applied on the segment and instead of bringing entire segment in to m/m, the pages of segment will be brought into memory.

3. No of entries in the page table of segment is same as No of pages in the segment.

• Every segment will have its own page table.

p_1 = No of bits required to represent pages of segment or page No. of segment.

d_1 - No of bits required to represent page size of a segment or word No of a page of segment or page offset of segment.

• frames in PAS are storing pages of segment.

• page size of segment is same as page size of PAS.

the segment is divided into 1k pages & each page is having 512 entries. the segment No required 13 bits to represent all the segment of L.A.S. the Memory is word addressable & page table entry size is 4W. the frame No requires 18 bits to represent all the frames of P.A.S. calculate.

- (i) Length of logical Address
- (ii) Length of physical Address
- (iii) PTS of segment

Ap- (i) Segment Size - $2^{10} \times 2^9 \Rightarrow d=19$

∴ Logical Address = 32

(ii) Physical address $\boxed{18.9} = 27$

(iii) PTS of segment - $2^9 \times 4W = 8\text{KW}$
 $2^{10} \times 4W = 4\text{KW}$

Ques- Consider a system using segmented paging architecture. the segment is divided into 8k pages & each page is having 2k entries. the memory is byte addressable & the segment no requires 15 bits, to represent all the segments of L.A.S. the P.A.S. is 512 KB & page table entry size is 8 bits than calculate

- 1. Length of LA $\boxed{15} \quad d$
- 2. Length of physical address $\boxed{13} \quad 11$
- 3. Page table size of segment
- 4. No of frames in P.A.S. PAS

Ap (i) LA = 39 bit

(ii) PA = 19 bit

(iii) PTS of segment = $2^{13} \times 8\text{ bits}$
 $= 8\text{KB}$

(iv) No of frame = $512 \times 8 \rightarrow 2^8 = 256$

345
256
768 + 64 + 5
937

Date: / /
Page No.

Q8. PAS = LAS = 2^{16} B

No of segment = 8

PTE = 2 B

page size = ?

page table size = one page

$2^{13} \times 2 B = x$

$x^2 = 374 \Rightarrow x = 2^7$

$x = 2^7$ bytes

∴ 1 segment size = $\frac{2^{16}}{2^3}$

= 2^{13}

No of pages in power of 2

22-Oct-2016

Virtual Memory

- Virtual M/M gives the illusion to the programmer, that the program of larger size than actual physical memory can be executed.


Virtual Memory
part of second
Memory

- Virtual M/M is implemented by using demand paging or demand segmentation.

Demand Paging - Loading the page into memory on demand (whenever page fault occurs), is called as

demand paging.

O.S



Since demand of process is always more & of multiprogramming is applied to the system. Less space in physical M/M is provided to the process bcoz more No of processes has to be serviced at a point of time.

Hence, LAS \Rightarrow PAS for a process.

(ii) CPU always generate LA.

• CPU always generate IA bcoz whenever CPU has to execute the process, it has to executed completely. So the whole process is present in LAS, that's why CPU generate the logical address.

If CPU generate PA, the whole process cannot be served as PA as LA.

window - page size = 4KB ?

Date: / /
Page No.

Step 6 - i) the signal will be sent to CPU to continue program execution.
(by OS)

ii), the CPU will access the required page in the main m/n & continue the program execution.

Initially process is created & stored paging is applied to it - these pages get stored to LAS. Some part of it get loaded to PAS. CPU generate LA & search for pages in PAS & if pages are present execution continue - but if absent then, page fault is managed.

Ex - Window implements demand paging.

Page Fault Service Time (P.F.S.T) - the time taken to service the page fault is called as page

fault service time.

the page fault service time includes the time to perform all the above six steps.

Page Fault Service Time = S

Main M/M access Time = M

page fault Rate = p

then the formula for effective M/M access time is

$$E.M.A.T = p * S + (1-p)M$$

| S > M |

Here page table access time is ignored.

Service time is quite more as compared to Main M/M access time bcoz in service we are accessing memory more time.

$$\begin{aligned}
 EMAT &= 0.25 \times 175 + 0.75 \times 35 \\
 &= 43.75 + 26.25 \\
 &= 70 \text{ nsec}
 \end{aligned}$$

Pg 104 20 $EMAT = \dots \quad S = i+j$

$$\begin{aligned}
 &\frac{1}{k}(i+j) + \left(1 - \frac{1}{k}\right)(i) \quad M = i \\
 &\frac{1}{k}i + \frac{1}{k}j + i - \frac{i}{k} \quad p = \frac{1}{k} \quad \frac{1}{k} \quad 1 - \frac{1}{k} \\
 &= i + \frac{j}{k}
 \end{aligned}$$

37 Pg 106 - $S = 10 \text{ ms}$

$$M = 20 \text{ nsec}$$

$$\text{page fault} = \frac{1}{10^6}$$

$$EMAT = \frac{10}{10^6} + \left(1 - \frac{1}{10^6}\right) 20 \text{ nsec}$$

$$EMAT = 30 \text{ nsec}$$

Pg 103 13 . $2 \text{ ms} = p \times 0.7 \times 20 + p \times 0.3 \times 8 + (1-p) 1$

$$\begin{aligned}
 &= 14p + 2.4p + 1 - p \\
 &= 16.4p - p + 1 \\
 &= 15.4p = 1 \text{ ms} \\
 &p = \frac{1}{15.4} = 0.064
 \end{aligned}$$

$$c_{\text{avg}} = L_t / (w_t + 1) \text{ ms}$$

1. whenever page replacement happens in the system two case arises-

(i) when a modified page has to be replaced - in this page fault service time will be more because page getting replaced has to be stored in LAS first & then new page is loaded to PAS.

(ii) when a non-modified page has to be replaced - just viewing Hitting of the page is done.

$$104 \quad Q21 - S = 200 \text{ ms} \quad M = 10 \text{ ms} \quad TLB = 80\%$$

$$EMAT = 0.8 \times 10 \text{ ms} + 0.2 \times 0.9 \times 10 + 0.2 \times 0.1 \times 200$$

$$= 8 \text{ ms} + 1.8 \text{ ms} + 4$$


$$= 13.8 \text{ ms}$$

0.98
 0.02

$0.2 \times 0.1 \times 200$




TLB
Hit (80%)
Miss



page fault
(10%)

PAS

$$EMAT = 0.8(0 + 10 \text{ ms}) + 0.20(0 + 0.10 \times 200 + 0.9 \times 10 \text{ ms})$$



Ques - Assume the amount of memory on a system is inversely proportional to page fault rate. Each time when M/M doubled, page fault rate is reduced to third (P is made $P/3$). Currently the system has 32 MB of memory. In the page fault state, 2% of the main memory access time is 500 ns. And the effective M/M access time is 300 μ sec. If the M/M is increased to 128 MB what is EMAT?

$$P \propto \frac{1}{M}$$

$$\frac{P}{M} = \text{constant}$$

$$\frac{2M \cdot P}{3} = \text{constant}$$

for Main M/M -

32	\rightarrow	2	$\frac{2}{3}$ constant = constant
64	\rightarrow	$\frac{2}{3} \cdot 2$	
128	\rightarrow	$\frac{2}{3} \cdot \frac{2}{2}$	

$$300 \mu\text{sec} = 0.02 \times S + 0.98 \times 500 \text{ nsec}$$

$$= 0.02 \times S + 490 \mu\text{sec}$$

$$300 - 0.490 = 0.02 \times S$$

$$S = 14975.5 \mu\text{sec}$$

$$\therefore \text{EMAT} = 33.24561 + 0.49889$$

$$= 33.74 \mu\text{sec}$$

Date: / /
Page No.

Page Replacement Algorithms:-

Reference string - 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 1, 2, 0, 1, 7, 0, 1

Reference string means page No preferred by the process in the logical address.

NOTE - No of frames allocated to the process is decided by the instruction set architecture.

First In First Out (FIFO) Algorithm - Assume 4 frames are allocated to the process
Initially Empty

	7	0	1	2	0	3	0	4	2	3	0	3	2	1	2	0	1	7	0	1
					2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1
					1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
					0	0	0	0	0	4	4	4	4	4	4	4	4	7	7	7
					7	7	7	7	3	3	3	3	3	3	3	3	3	2	2	2
	F	F	F	F	H	F	H	F	H	H	F	H	H	F	F	H	H	F	H	H

∴ No of page fault = 10

for 3 frames

	7	0	1	2	0	3	0	4	2	3	0	3	2	1	2	0	1	7	0	1
					1	1	1	X	0	0	0	3	3	3	3	3	3	2	2	2
					0	0	0	0	3	3	3	3	3	3	3	3	3	1	1	0
					7	7	7	2	2	2	X	4	4	4	0	0	0	0	7	7
	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F

{No of page fault = 15}

Assume i-frame

(ii) 4-frame

	1	2	3	4	1	2	5	1	2	3	4	5
Q(ii)				4	4	4	4	4	4	3	3	3
			3	3	3	3	3	3	2	2	2	No of fault = 10
	2	2	2	2	2	2	1	1	1	1	5	
	1	1	1	1	1	1	5	5	5	4	4	
	F	F	F	F		F	F	F	F	F	F	

Note- Belady's Anomaly - By increasing No of frames to the process
the No of page fault should decrease
but instead they are increasing, this problem is called as -
Belady's Anomaly.

(ii) Optimal page Replacement- In the event of page fault, replace the page which will not be used for longest duration of time, in future.

Reference String - 7,0,1,2,0,3,0,4,2,3,0,3,2,1,2,0,1,7,0,1

Assume frame = 4

	7	0	1	2	0	3	0	4	2	3	0	3	2	1	2	0	1	7	0
	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	7	7
	1	1	1	1	1	4	4	4	4	4	4	4	4	4	4	4	4	4	4
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	7	7	7	7	7	3	3	3	3	3	3	3	3	3	1	1	1	1	1
E	F	F	F	F	.	F	.	F							FIFO			FIFO	

No of page fault = 8

Assume frame = 3

7	0	1	2	0	3	0	4	2	3	0	3	2	1	2	0	1	7	0	1
		1	1	1	3	3	3	3	3	3	3	3	1	1	1	1	1	1	1
	0	0	0	0	0	0	4	4	4	0	0	0	0	0	0	0	0	0	0
7	7	7	2	2	2	2	2	2	2	2	2	2	2	2	2	2	7	7	7
F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F

No of page fault = 9

LRU Page Replacement - In the event of page fault, replace the page which is least recently used.

Ref. String - 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 1, 2, 0, 1, 7, 0, 1

Assume frames = 3

7	0	1	2	0	3	0	4	2	3	0	3	2	1	2	0	1	7	0	1
		1	1	1	3	3	3	2	2	3	2	2	2	3	2	3	7	7	7
	0	0	0	0	0	0	0	0	3	3	3	3	3	3	3	0	0	0	0
7	7	7	2	2	2	2	2	4	4	4	0	0	0	1	1	1	1	1	1
F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F

No of page fault = 12

Assume frame = 4

7	0	1	2	0	3	0	4	2	3	0	3	2	1	2	0	1	7	0	1
			2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2
	1	1	1	1	1	4	4	4	4	4	4	4	4	1	1	1	1	1	1
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
7	7	7	7	3	3	3	3	3	3	3	3	3	3	3	3	3	7	7	7
F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F

No of page fault = 8

Date: / /

Page No.

iv) MRU (Most Recently Used) page replacement - In the event of page fault, replace the page which is most recently used.

Ref. string - 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 1, 2, 0, 1, 7, 0, 1

Assume frames = 4

7	0	1	2	0	3	0	4	2	3	0	3	2	1	2	0	1	7	0	1
				2	2	2	2	2	3	0	3	2	2	2	0	0	0	0	0
		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	0	0	0	0	3	0	4	4	4	4	4	4	4	4	4	4	4	4	4
	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7
	F	F	FF	F	FF	F	FF	F	F	F	F	F	F	F	F				

Total faults = 12 }

Assume frame = 3

7	0	1	2	0	3	0	4	2	3	0	3	2	1	2	0	1	7	0	1
		1	2	2	2	2	2	2	3	0	3	2	1	2	0	1	1	1	1
	0	0	0	0	3	0	4	4	4	4	4	4	4	4	4	4	4	4	4
	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7
	F	F	FF	F	FF	F	FF	F	F	F	F	F	F	F	F	F	F	F	F

Total faults = 16 }

104 17 1, 2, 4, 4, 5, 5, 5, 1, 2, 2, 2, 3, 3

address - 0100, 0200, 0400, 0499, 0510, 0530, 0560, 0120, 0220,
0240, 0260, 0320, 0370

page size = 100 records

Date: / /
Page No.

Record No	page No	Reference String
0 - 99	0	1, 2, 4, 4, 5, 5, 5, 1, 2, 2, 2, 3, 3
100 - 199	1	
200 - 299	2	for frame = 1
300 - 399	3	
400 - 499	4	No of page fault = 7
500 - 599	5	


Since Reference String never contain continuous same pages.

1, 2, 4, 5, 1, 2, 3

∴ final Reference String - 1, 2, 4, 5, 1, 2, 3

No of frames = 1

Total page fault = 7



NOTE - The reference string will never contain continuous same page.

Eg: 2, 3, 4, 1, 1, 6, 2 → invalid

3, 3, 4, 1, 6, 2 → valid

12 Pg 103 (c)

Q8 0, 0, 0, 1, 1, 2, 2, 0, 4, 4, 5, 5, 1, 2, 5, 5

Ref String - 0, 1, 2, 0, 4, 5, 1, 2, 5

(b)

			4	4	4	4	4
	2	2	2	2	1	1	1
	1	1	1	5	5	5	5
0	0	0	0	0	0	2	2

F F F F F F F F


24. (a) 25.

3 3 3 3 3

25.

3 3 3 5 5

(c)



When No of processes increases in main m/m, till a point CPU utilization increases but afterward it decreases because of less resources.

Total No of frame $\Rightarrow 400$

No of process = 100

Increase Each process P_i gets = 4 frames

\Rightarrow No of process = 400

Each process P_i gets = 1 frame

In the initial degree of multiprogramming, upto the point of 1, the CPU utilization is very high & the system resources are utilized perfectly - If we further increase the degree of multiprogramming, the CPU utilization will drastically fall down & system will spend more time only in the page replacement & the time taken to complete the exec of process will increase, this situation in system is called as thrashing

Causes of thrashing -

- 1. High Degree of Multiprogramming
- 2. Lack of frames (Main M/M).

Recovery of Thrashing -

- 1. Do not allow the system to go into thrashing & instruct the long term scheduler not to bring the processes into the memory after the point of 1.

- 2. If the system is already in the thrashing than instruct the mid term scheduler to suspend some of the processes so that we can recover the system from the thrashing.

Ques- Consider a system with the following parameters:

1. CPU utilization = 10%

2. Paging disk = 90%

Than which of the following factors will improve the CPU utilization?

(i) Install faster CPU → No bcz problem is with main m/m

(ii) Install Bigger disk - No

(iii) Increase degree of multiprogramming - No

(iv) Decrease Degree of multiprogramming - Yes (decreasing will create some space)

(v) Install more main m/m - Yes

(vi) Decrease page size - No (as No of page fault increases)

(vii) Increase page size - Likely

Paging Disk - time spend on page replacement

File System-

File

Defn: collection of logically related entities (record)

File will have various attributes:

- (i) Name,
- (ii) Type,
- (iii) location,
- (iv) Size,
- (v) Owner,
- (vi) Date of Creation,
- (vii) Last Modification Date,
- (viii) Password etc

→ file context



All the attributes of file is called as file context.

File context will be stored in the FCBC (File Control Block).

Types -

I. .doc

VI. .pdf

XI. .mp4

II. .txt

VII. .bat

XII. .mp4

III. .obj

VIII. .xlsx

XIII. .mkv

IV. .class

IX. .c|.cpp|.java|.php|.xml|.html

V. .exe

X. .mp3

XIV. .flv

XV. .apk

XVI. .png (paint)

Various operations will be performed on the file-

1. Create()

5. Append

9. Close

13. Rename

2. Open()

6. truncate

10. copy

14. Save

3. Write

7. delete

11. paste

15. save as

4. Read

8. hide

12. cut

16. send

17. Undo

18. print

File is having various access Methods-


- (i) Sequential Access.
- (ii) Random Access.

For the better classification of file, file will be stored in the directory.

- Directory is similar to a folder.


Directory structure-

- (i) Single Level Directory-



- 1. the implementation of directory structure is easy & simple.
- 2. the two files cannot have same name.
- 3. Searching time for the specific file will be more.


To avoid the problem of searching time, we'll move towards multilevel directory-



- 1. The implementation of structure is complicated.
- 2. the better classification of the files as per the criteria.
- 3. Searching time for the specific file will be less.
- 4. If the same file exist in two different directories, if one file is updated, other file has to be updated accordingly. otherwise, there will be an inconsistency.

To avoid the problem of inconsistency, we go for Acyclic Graph Directory.

Acyclic Graph Directory-



1. the implementation of the directory structure is complicated.
2. the better classification of the files as per the criteria.
3. searching time for specific file will be less.
4. If the same file exist in the two different directories, then if one file is updated than other file will be updated automatically by using file sharing concept.

Files are getting stored in to Hard disk.

Disk Structure-


R/W Header



spindle

platter

↑ upper surface

↓ lower surface





- Ques - Consider the disk which has 16 platters & each platter is having two surfaces & each surface is divided into 1k track & each track is further divided into 512 sectors. Each sector can store 2KB data.


Calculate-

- (i) capacity of the disk $- 2 \times 16 \times 1k \times 2KB \times 512 = 32\text{ GB}$
- (ii) How many bits are required to identify specific sector of the disk? 24 bits

Disk Space Allocation Methods-

- 1. contiguous Allocation - D.B.A - Disk block Address

File	Starting D.B.A	Size
abc.doc	2	4
xyz.doc	9	5



- 1. In the contiguous allocation, whenever the file is created, the disk blocks will be allocated in a continuous manner.
- 2. Increasing the file size may not be always possible, bcoz for increasing the size the next block must be empty but it may or may not be empty.
- 3. It is suffering from external fragmentation.

4. the internal fragmentation may exist in the last disk block of the file.
5. It supports both sequential & Random access of the file.

for Random Access = Starting + offset

D.B.A

offset - it tells about which block has to be visited by a particular process.


for file xyz.doc, offset lies b/w 0 to 4.

for visiting of 5th block of xyz.doc

$= 9 + 4 = 13$ (Any block of any file can be visited directly)

2. Linked Allocation (Non-contiguous) Allocation-

file	Starting D.B.A	Ending D.B.A
abc.doc	2	1
xyz.doc	9	10



1. In this, whenever the file is created the disk blocks will be allocated in a non contiguous manner.

2. Increasing the file size is always possible if the free disk block is available.

3. There is no external fragmentation.

4. Internal fragmentation may exist in the last disk block of the file.

5. there is overhead of maintaining the pointer in every disk block.

6. If the pointer of any disk block is lost, file will be truncated.


7. It supports only sequential access of the file.

To avoid problem of overhead & pointer loss, file is indexed.

Date: / /
Page No.


Indexed Allocation-

File	Indexed Node
abc.doc	4



- 1. In index allocation, every file is associated with its own index node.
- 2. the index node contains all the disk block addresses of the file.
- 3. If the file is very large, than one disk block may not be sufficient to store all the disk block addresses of the file. then, more than one block is required & linking is done to them.
- 4. If the file is very small, it is waste of using entire A block just to store the disk block address.

Unix I-NODE implementation- (An extension of indexed allocation)



- 1. Unix follows I-NODE way of implementation in order to allocate the disk space to the files.
- 2. Every file is associated with its own I-NODE.
- 3. Depending on the size of the file, the file will be stored only in one particular place, may be in the direct disk block address or may be in the single indirect or may be in the double indirect or in triple indirect & so on.

Reference count - link from I-NODE

(DB size.) \Rightarrow No of disk block addresses one disk block may contain.

for Maximum size possible:-

$$\text{for quadruple} - \text{size} = \frac{(\text{DB size})^4}{\text{DBA}} \times \text{DB size}$$

$$\text{triple} \quad \text{size} = \frac{(\text{DB size})^3}{\text{DBA}} \times \text{DB size}$$

Ques- Consider Unix I-Node maintains 10 Direct DBA's 1 single indirect, one double indirect & one triple indirect disk block address the disk block size is 1KB & disk block address require 32 bits then what is the max. file size possible?

$$\text{Max file size} = \left(\frac{1\text{KB}}{32} \right)^3 \times 1\text{KB} \quad (\text{for triplets})$$

$$= (2^8)^3 \times 1\text{KB}$$

$$= 2^{34}\text{B}$$

$$= 16\text{GB}$$

$$\begin{aligned} 12. \quad \text{Max} &= (128)^3 \times 1024 \text{ B} \\ &= 2^{21} \times 1024 \text{ B} \\ &= 2^{31} \text{ B} \rightarrow 2 \text{ GB} \end{aligned}$$

$$7. \quad 4 \text{ TB} = \left(\frac{1 \text{ KB}}{2^e}\right)^4 \times 1 \text{ KB}$$



$$2^{45} = \frac{(2^{10})^4}{2^e} \times 2^{10}$$

$$2^4 = 2^{20}$$

$$\boxed{2^e = 32 \text{ bits}}$$


$$8. \quad 2^{13} \cdot 32 - 13 = 29 \text{ bits}$$

Memory Management Technique-



Bit Map Approach - 1. the bit map approach is used for the disk free space management.

2. every disk block will be mapped with 1 binary bit




Free disk block - 1, 3, 6, 7, 9, 14, 15, 17, 18

31, 22, 23, 25, 26, 27, 28, 20,

Busy disk block - 0, 2, 4, 5, 8, 10, 11, 12, 13,


16, 19, 20, 21, 24, 29

Track Requests - 98, 183, 37, 122, 14, 124, 65, 67



Goal of Disk Scheduling - to minimize the average seek time of the disk.


(i) FCFS Algorithm - which ever came first will be served first.



Total track movements made by R/W Header (Seek time)

$$\begin{aligned} &= (183 - 53) + (183 - 37) + (122 - 37) + (122 - 14) \\ &\quad + (124 - 14) + (124 - 65) + (67 - 65) \\ &= 130 + 146 + 85 + 108 + 110 + 59 + 2 \\ &= 640 \end{aligned}$$

Shortest Seek time first (S.S.T.F) 98, 183, 37, 122, 14, 124, 65, 67



$$\begin{aligned}\text{total seek time} &= 12 + 2 + 30 + 23 + \cancel{54} + (183 - 14) \\ &= 37 + 30 + 169 \\ &= 236\end{aligned}$$

3. SCAN (Elevator) - 98, 183, 37, 122, 14, 124, 65, 67


- it will move in a particular direction
- go to end of track & then come back

$$\begin{aligned}\text{Seek time} &= (99 - 53) + (199 - 14) \\ &= 146 + 185 \\ &= 331\end{aligned}$$

4. C-SCAN: (Circular SCAN)


98, 183, 37, 122, 14, 124, 65, 67

• moving toward right




• (199-0) has to be included as it is not practically possible to jump

$$\begin{aligned}\text{Total Seek time} &= (199 - 53) + (199 - 0) + 37 \\ &= 146 + 199 + 37\end{aligned}$$



...e after 199, you can directly jump to zero.
It is not possible practically.

5. Look: (Look for the last pending request in the direction of read write header) -




$$\begin{aligned}
 \text{Total seek time} &= (183 - 53) + (183 - 14) \\
 &= 130 + 169 \\
 &= 299
 \end{aligned}$$



(Circular look)

5. C-Look:



$$\begin{aligned}\text{Total Seek time} &= (183 - 53) + (183 - 14) + (37 - 14) \\ &= 299 + 23 \\ &= 322.\end{aligned}$$