





Flow Navigator

SYNTHESIZED DESIGN - xck24-ubva530-2LV-c

Open Elaborated Design

Report Methodology

Report DRC

Schematic

SYNTHESIS

Run Synthesis

Open Synthesized Design

- Constraints Wizard
- Edit Timing Constraints
- Set Up Debug
- Open Dataflow Design
- Report Timing Summary
- Report Clock Networks
- Report Clock Interaction
- Report Methodology
- Report DRC
- Report Utilization
- Report Power
- Schematic

IMPLEMENTATION

Run Implementation

Open Implemented Design

PROGRAM AND DEBUG

Generate Bitstream

Open Hardware Manager

Package Device ALU_32_BIT_tb.vhd Schematic

521 Cells 133 I/O Ports 1195 Nets

Sources Netlist Device Constraints Properties Clock Regions

Tcl Console Messages Log Reports Design Runs Timing Package Pins I/O Ports Linter

