

SYNTHESIZED DESIGN - xc7z020-1gbs30-2LVC

Create Block Design
Open Block Design
Generate Block Design

SIMULATION

Run Simulation

RTL ANALYSIS

Run Linter
Open Elaborated Design


SYNTHESIS

Run Synthesis

Open Synthesized Design

Constraints Wizard
Edit Timing Constraints
Set Up Debug
Open Dataflow Design
Report Timing Summary
Report Clock Networks
Report Clock Interaction
Report Methodology
Report DRC
Report Utilization
Report Power
Schematic

IMPLEMENTATION



Flow Navigator

Open Elaborated Design

Report Methodology

Report DRC

Schematic

SYNTHESIS

Run Synthesis

Open Synthesized Design

Constraints Wizard

Edit Timing Constraints

Set Up Debug

Open Dataflow Design

Report Timing Summary

Report Clock Networks

Report Clock Interaction

Report Methodology

Report DRC

Report Utilization

Report Power

Schematic

IMPLEMENTATION

Run Implementation

Open Implemented Design

PROGRAM AND DEBUG

Generate Bitstream

Open Hardware Manager

SYNTHESIZED DESIGN - xck24-ubva530-2LV-c

Package x Device x ALU_32_BIT_tb.vhd x Schematic x

521 Cells133 I/O Ports1195 Nets


Sources

Netlist

Device Constraints

Properties

Clock Regions



Tcl Console

Messages

Log

Reports

Design Runs

Timing

Package Pins

I/O Ports

Linters

Flow Navigator

Open Elaborated Design

Report Methodology

Report DRC

Schematic

SYNTHESIS

Run Synthesis

Open Synthesized Design

Constraints Wizard

Edit Timing Constraints

Set Up Debug

Open Dataflow Design

Report Timing Summary

Report Clock Networks

Report Clock Interaction

Report Methodology

Report DRC

Report Utilization

Report Power

Schematic

IMPLEMENTATION

Run Implementation

Open Implemented Design

PROGRAM AND DEBUG

Generate Bitstream

Open Hardware Manager

SYNTHESIZED DESIGN - xck24-ubva530-2LV-c

Package x Device x ALU_32_BIT_tb.vhd x Schematic x

521 Cells 133 I/O Ports 1195 Nets

Sources

Netlist

Device Constraints

Properties

Clock Regions

Tcl Console

Messages

Log

Reports

Design Runs

Timing

Package Pins

I/O Ports

Lint

- PROJECT MANAGER
 - Settings
 - Add Sources
 - Language Templates
 - IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Run Linter
 - Open Elaborated Design
 - Report Methodology
 - Report DRC
 - Schematic
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design

