

Implementation and Analysis of SCU ISA

COEN 210: Aman Nagarkar, Priyanshi Shah, Srinagesh Keerti

Table of Contents

- Introduction
- Assumptions
- SCU Instruction Set Architecture
- Assembly Code
- DataPath and Control
- Performance Analysis

Introduction

Design a 32-bit pipelined CPU for the given SCU Instruction Set Architecture (SCU ISA) to find the maximum of n numbers described below:

$$\mathbf{MAX} = \max\{a_1, a_2, \dots, a_n\}$$

Input: Array $A = [a_1, a_2, \dots, a_n]$

Output: Max of A_i for $i = 1, 2, \dots, n$


SCU Instruction set Architecture

Instruction	Symbol	Opcode	rd	rs	rt	Function
No operation	NOP	0000	x	x	x	No operation
Save PC	SVPC rd, y	1111	rd	y		$xrd \leftarrow PC + y$
Load	LD rd, rs	1110	rd	rs	x	$xrd \leftarrow M[xrs]$
Store	ST rt, rs	0011	x	rs	rt	$M[xrs] \leftarrow xrt$
Add	ADD rd, rs, rt	0100	rd	rs	rt	$xrd \leftarrow xrs + xrt$
Increment	INC rd, rs, y	0101	rd	rs	y	$xrd \leftarrow xrs + y$
Negate	NEG rd, rs	0110	rd	rs	x	$xrd \leftarrow -xrs$
Subtract	SUB rd, rs, rt	0111	rd	rs	rt	$xrd \leftarrow xrs - xrt$
Jump	J rs	1000	x	rs	x	$PC \leftarrow xrs$
Branch if zero	BRZ rs	1001	x	rs	x	$PC \leftarrow xrs, \text{ if } Z = 1$
Jump memory	JM rs	1010	x	rs	x	$PC \leftarrow M[xrs]$
Branch if negative	BRN rs	1011	x	rs	x	$PC \leftarrow xrs, \text{ if } N = 1$
MAX	MAX, rd, rs, rt	0001	rd	rs	rt	See *

Assumptions

1. $X_0 = 0$
2. X_2 = The base address of array is stored in this.
3. X_3 = Value of $n-1$ is stored in this.
4. $X_4 = -2^{31}$
5. $N \geq 1$
6. The result is stored in the X_4 i.e $X_4 = \max[a_1, a_2, \text{till } a_n]$
7. The address of the first instruction in the loop is stored in X_9

Flow Chart



Software Version of Assembly code

ADD X₅,X₂,X₃

LD X₆,X₂

SVPC X₁₀,4

SUB X₇,X₆,X₄

BRN X₁₀

ADD X₄,X₆,X₀

INC X₂,X₂, 1

SUB X₈, X₂, X₅

BRN X₉


BRZ X₉

A = [8,5,10,7]

X₄ will store result (curr max)

X₉ will store address of 1st instruction

Datapath and Control



Truth Table

Sr. No.	Control Signal	RegWrite	MemtoReg	MemRead	MemWrite	BRZ	BRN	Jump	JumpM	Add	Sub	Neg	ALU Src1	SVPC
	Instruction													
1	SavePC	1	0	0	0	0	0	0	0	1	0	0	1	1
2	Load	1	1	1	0	0	0	0	0	0	0	0	0	0
3	Store	0	x	0	1	0	0	0	0	0	0	0	0	0
4	Add	1	0	0	0	0	0	0	0	1	0	0	0	0
5	Increment	1	0	0	0	0	0	0	0	1	0	0	1	0
6	Negate	1	0	0	0	0	0	0	0	0	0	1	0	0
7	Subtract	1	0	0	0	0	0	0	0	0	1	0	0	0
8	Jump	0	x	0	0	0	0	1	0	0	0	0	0	0
9	Branch if Zero	0	x	0	0	1	0	0	0	0	0	0	0	0
10	Jump Memory	0	x	0	0	0	0	0	2	0	0	0	0	0
11	Branch if Negative	0	x	0	0	0	1	0	0	0	0	0	0	0

Performance Analysis

- The given delay is:

Instruction Memory	2ns
Data Memory	2ns
ALU	2ns
Adders	2ns
Reg File	1.5ns

- Cycle Time = 2ns
- Clock Rate = $1/\text{Cycle Time} = 1/2 \text{ ns} = 0.5 * 10^9$

Depending on how many comparisons need to be made, the initial instruction in the loop only runs once, while the subsequent instructions run n times.

Therefore, total number of instructions = $1 + 7n$

Performance Analysis

Since the datapath is pipelined, each instruction is fetched, decoded, and further processed at each level. As a result, each stage's delay time is running parallelly.

Now, except for the branch instruction, which requires two cycles, all instructions run in a single cycle. The pipeline is in four phases. As a result, the first instruction requires four cycles, whereas the subsequent instructions each need one cycle. Additionally, since a branch instruction requires two cycles, the following equation requires n additional cycles:

- Suppose our cycle time is ct and total elements in the list is n ,

$$\begin{aligned}\text{So, No. of cycles} &= 4 + (7n) + n \\ &= 4 + 8n \text{ cycles}\end{aligned}$$

- Execution time = cycle time \times no. of cycles = $2 \times (4 + 8n) = 8 + 16n$ ns
- Hence, CPI = No of cycles/no of instructions = $(4 + 8n)/(1 + 7n)$

Thank You