

Register	Offset	TZ	Description
SUBSCRIBE_DMA.RX.DISABLEMATCH[n]	0x0C0		Subscribe configuration for task <a href="#">DISABLEMATCH[n]</a>
SUBSCRIBE_DMA.TX.START	0x0D0		Subscribe configuration for task <a href="#">START</a>
SUBSCRIBE_DMA.TX.STOP	0x0D4		Subscribe configuration for task <a href="#">STOP</a>
EVENTS_STOPPED	0x104		TWI stopped
EVENTS_ERROR	0x114		TWI error
EVENTS_SUSPENDED	0x128		SUSPEND task has been issued, TWI traffic is now suspended.
EVENTS_LASTRX	0x134		Byte boundary, starting to receive the last byte
EVENTS_LASTTX	0x138		Byte boundary, starting to transmit the last byte
EVENTS_DMA.RX.END	0x14C		Indicates that the transfer of MAXCNT bytes between memory and the peripheral has been fully completed.
EVENTS_DMA.RX.READY	0x150		Generated when EasyDMA has buffered the .PTR and .MAXCNT registers for the channel, allowing them to be written to prepare for the next sequence.
EVENTS_DMA.RX.BUSERROR	0x154		An error occurred during the bus transfer.
EVENTS_DMA.RX.MATCH[n]	0x158		Pattern match is detected on the DMA data bus.
EVENTS_DMA.TX.END	0x168		Indicates that the transfer of MAXCNT bytes between memory and the peripheral has been fully completed.
EVENTS_DMA.TX.READY	0x16C		Generated when EasyDMA has buffered the .PTR and .MAXCNT registers for the channel, allowing them to be written to prepare for the next sequence.
EVENTS_DMA.TX.BUSERROR	0x170		An error occurred during the bus transfer.
PUBLISH_STOPPED	0x184		Publish configuration for event <a href="#">STOPPED</a>
PUBLISH_ERROR	0x194		Publish configuration for event <a href="#">ERROR</a>
PUBLISH_SUSPENDED	0x1A8		Publish configuration for event <a href="#">SUSPENDED</a>
PUBLISH_LASTRX	0x1B4		Publish configuration for event <a href="#">LASTRX</a>
PUBLISH_LASTTX	0x1B8		Publish configuration for event <a href="#">LASTTX</a>
PUBLISH_DMA.RX.END	0x1CC		Publish configuration for event <a href="#">END</a>
PUBLISH_DMA.RX.READY	0x1D0		Publish configuration for event <a href="#">READY</a>
PUBLISH_DMA.RX.BUSERROR	0x1D4		Publish configuration for event <a href="#">BUSERROR</a>
PUBLISH_DMA.RX.MATCH[n]	0x1D8		Publish configuration for event <a href="#">MATCH[n]</a>
PUBLISH_DMA.TX.END	0x1E8		Publish configuration for event <a href="#">END</a>
PUBLISH_DMA.TX.READY	0x1EC		Publish configuration for event <a href="#">READY</a>
PUBLISH_DMA.TX.BUSERROR	0x1F0		Publish configuration for event <a href="#">BUSERROR</a>
SHORTS	0x200		Shortcuts between local events and tasks
INTEN	0x300		Enable or disable interrupt
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt
ERRORSRC	0x4C4		Error source
ENABLE	0x500		Enable TWIM
FREQUENCY	0x524		TWI frequency. Accuracy depends on the HFCLK source selected.
ADDRESS	0x588		Address used in the TWI transfer
PSEL.SCL	0x600		Pin select for SCL signal
PSEL.SDA	0x604		Pin select for SDA signal
DMA.RX.PTR	0x704		RAM buffer start address
DMA.RX.MAXCNT	0x708		Maximum number of bytes in channel buffer
DMA.RX.AMOUNT	0x70C		Number of bytes transferred in the last transaction, updated after the END event.  Also updated after each MATCH event.
DMA.RX.TERMINATEONBUSERROR	0x71C		Terminate the transaction if a BUSERROR event is detected.
DMA.RX.BUSERRORADDRESS	0x720		Address of transaction that generated the last BUSERROR event.
DMA.RX.MATCH.CONFIG	0x724		Configure individual match events
DMA.RX.MATCH.CANDIDATE[n]	0x728		The data to look for - any match will trigger the MATCH[n] event, if enabled.
DMA.TX.PTR	0x73C		RAM buffer start address
DMA.TX.MAXCNT	0x740		Maximum number of bytes in channel buffer
DMA.TX.AMOUNT	0x744		Number of bytes transferred in the last transaction, updated after the END event.  Also updated after each MATCH event.