

These pins are acquired when the QDEC is enabled in the ENABLE register. The pins acquired by the QDEC cannot be written by the CPU, but they can still be read by the CPU.

The pin numbers used for the QDEC are selected using the PSEL.n registers.

8.16.6 Pin configuration

The Phase A, Phase B, and LED signals are mapped to physical pins according to the configuration specified in the PSEL.A, PSEL.B, and PSEL.LED registers respectively.

If the CONNECT field value 'Disconnected' is specified in any of these registers, the associated signal will not be connected to any physical pin. The PSEL.A, PSEL.B, and PSEL.LED registers and their configurations are only used as long as the QDEC is enabled, and retained only as long as the device is in ON mode. When the peripheral is disabled, the pins will behave as regular GPIOs, and use the configuration in their respective OUT bit field and PIN_CNF[n] register.

To secure correct behavior in the QDEC, the pins used by the QDEC must be configured in the GPIO peripheral as described in [GPIO configuration before enabling peripheral](#) on page 450 before enabling the QDEC. This configuration must be retained in the GPIO for the selected I/Os as long as the QDEC is enabled.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

| QDEC signal | QDEC pin | Direction | Output value | Comment |
|-------------|--------------------------|-----------|----------------|---------|
| Phase A | As specified in PSEL.A | Input | Not applicable | |
| Phase B | As specified in PSEL.B | Input | Not applicable | |
| LED | As specified in PSEL.LED | Input | Not applicable | |

Table 52: GPIO configuration before enabling peripheral

8.16.7 Registers

Instances

| Instance | Domain | Base address | TrustZone | | | Split access | Description |
|-------------|--------|--------------|-----------|-----|-----|--------------|---------------------------|
| | | | Map | Att | DMA | | |
| QDEC20 : S | GLOBAL | 0x500E0000 | US | S | NA | No | Quadrature decoder QDEC20 |
| QDEC20 : NS | | 0x400E0000 | | | | | |
| QDEC21 : S | GLOBAL | 0x500E1000 | US | S | NA | No | Quadrature decoder QDEC21 |
| QDEC21 : NS | | 0x400E1000 | | | | | |

Configuration

| Instance | Domain | Configuration |
|-------------|--------|------------------|
| QDEC20 : S | GLOBAL | Use GPIO port P1 |
| QDEC20 : NS | | |
| QDEC21 : S | GLOBAL | Use GPIO port P1 |
| QDEC21 : NS | | |