

6.7 Electrical Characteristics (continued)

parameters valid over $-40^{\circ}\text{C} \leq T_J \leq 150^{\circ}\text{C}$ range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
C _{IN}	Input Capacitance	4 MHz		10	15	pF
I _{LKG(OFF)}	Unpowered leakage current	Inputs = 5.25/3.465 V, V _{CC} = V _{SUP} = 0 V	−1		1	μA
R _{WDI_SDIpu}	Internal pull-up resistor on WDI/SDI pin		100	240	400	kΩ
R _{CLKpu}	Internal pull-up resistor on WDT/CLK pin	SPI control only for CLK	100	240	400	kΩ
R _{nCSpu}	Internal pull-up resistor on PIN/nCS pin	SPI control only for nCS	100	240	400	kΩ
WDT Input Terminal						
V _{IH}	High-level input voltage	Inputs = V _{CC}	0.8			V _{CC}
V _{IL}	Low-level input voltage	Inputs = V _{CC}			0.2	V _{CC}
V _{IM(WDT)}	WDT Mid-level input voltage ⁽¹⁾	Inputs = V _{CC}	0.4	0.5	0.6	V _{CC}
I _{IH}	High-level input leakage current	Inputs = V _{CC}	2.5		25	μA
I _{IL}	Low-level input leakage current	Inputs = 0 V, V _{CC} = Active	−25		−2.5	μA
I _{LKG(OFF)}	Unpowered leakage current	Inputs = 5.25/3.465 V, V _{CC} = V _{SUP} = 0 V	−3		3	μA
SDO Output Terminal						
V _{OH}	High level output voltage	I _O = −2 mA, V _{CC} = Active	0.8			V _{CC}
V _{OL}	Low level output voltage	I _O = 2 mA, V _{CC} = Active			0.2	V _{CC}
I _{LKG(OFF)}	Unpowered leakage current	Outputs = 5.25/3.465 V, V _{CC} = V _{SUP} = 0 V	−1		1	μA
nRST Terminal; input/output reset (Open-drain)						
I _{LKG}	Leakage current, high-level	LIN = V _{SUP} , nRST = V _{CC}	−5		5	μA
V _{OL}	Low-level output voltage	Based upon external pull up to V _{CC}			0.2	V _{CC}
I _{OL}	Low-level output current, open drain	LIN = 0 V, nRST = 0.4 V	1.5			mA
V _{th(sw)}	Switching threshold voltage		0.25		0.75	V _{CC}
R _{PU}	Pull-up resistance		30	45	65	kΩ
nINT, nWDR, WKRQ Terminal						
V _{OH}	High level output voltage	I _O = −2 mA, V _{CC} = Active	0.8			V _{CC}
V _{OL}	Low-level output voltage	I _O = 2 mA, V _{CC} = Active			0.2	V _{CC}
I _{LKG(OFF)}	Unpowered leakage current (nINT and nWDR pins)	Outputs = 5.25/3.465 V, V _{CC} = V _{SUP} = 0 V	−1		1	μA
HSSC						
V _{IH}	High-level input voltage		2		5.5	V
V _{IL}	Low-level input voltage				0.8	V
I _{IL}	Low-level input current	V _{IN} = 0 V	−1		1	μA
R _{HSSC}	Pull-down resistor		150	350	800	kΩ
f _{SW}	Switching frequency	V _{HSS} = 14 V, I _{O(HSS)} = 60 mA			400	Hz
WDI, WDT TIMING and SWITCHING CHARACTERISTIC (RL = 1 MΩ, CL = 50 pF and T _J = −40°C to 150°C)						
t _W	WDI pulse width; see Figure 7-8	Filter time to avoid false input	30			μs
t _{WINDOW}	Closed Window + Open Window; See Figure 7-8	WDT = GND	32	40	48	ms
		WDT = V _{CC}	480	600	720	ms
		WDT = Floating	4.8	6	7.2	s
DIV_ON						
V _{IH}	High-level input voltage		2		5.5	V
V _{IL}	Low-level input voltage				0.8	V
I _{IL}	Low-level input current	V _{DIV_ON} = 0 V	−1		1	μA
R _{DIV_ON}	Pull-down resistor		150	370	800	kΩ
PV						
Ratio	Divider ratio 5 V VCC	V _{BAT} = 5.5 V to 28 V		1:7		
Ratio	Divider ratio 3.3 V VCC	V _{BAT} = 5.5 V to 20 V		1:9		
ERR	Divider ratio error	V _{BAT} = 5.5 V to 28 V	−2		2	%
V _{BATLIN5}	Linear voltage range for V _{BAT} for 5 V LDO ⁽³⁾	R _{LOAD} = 470 Ω ± 5% and C _{LOAD} = 10 nF ± 10%; When capacitive load only 20 pF ± 20%, 5.5 V ≤ V _{BAT} ≤ 28 V	0.735		4.05	V