

Peripheral	Signal	Clock pin required
SPIM/SPIS	SDO	
	SDI	
	SCK	Yes
	CSN	
	DCX	
TWIM/TWIS	SCL	Yes
	SDA	
PDM	DIN	
	CLK	Yes
I2S	MCK	Yes
	LRCK	
	SCK	Yes
	SDIN	
	SDOUT	
TRACE	TRACEDATA[]	
	TRACECLK	Yes (dedicated pin)
GRTC	CLKOUT32K	Yes (dedicated pin)
	PWMOUT	Yes (dedicated pin)
	CLKOUTFAST	Yes (dedicated pin)

Table 77: List of peripheral signals and clock pin requirement

### 10.1.3 QFN40 (QDAA) package pin assignments

The QFN40 pin assignment figure and table describe the pinouts for this variant of the device.

Pins that can be used as clock signals are shown in as red in the figure. For more information about clock pins, see [Clock pins](#) on page 860.




Figure 172: QFN40 pin assignments, top view

Pin	Clock pin	Name	Function	Description	Dedicated function
1		<b>P1.00</b> <b>XL1</b>	Digital I/O Analog input	General purpose I/O Connection for 32.768 kHz crystal	
2		<b>P1.01</b> <b>XL2</b>	Digital I/O Analog input	General purpose I/O Connection for 32.768 kHz crystal	
3		<b>P1.02</b> <b>NFC1</b>	Digital I/O NFC input	General purpose I/O NFC antenna connection	
4	Yes	<b>P1.03</b> <b>NFC2</b>	Digital I/O NFC input	General purpose I/O NFC antenna connection	
5	Yes	<b>P1.04</b> <b>ASO[0]</b> <b>AIN0</b>	Digital I/O Digital I/O Analog input	General purpose I/O TAMPC active shield 0 output Analog input	TAMPC
6		<b>P1.05</b> <b>ASI[0]</b> <b>RADIO[6]</b> <b>AIN1</b>	Digital I/O Digital I/O Digital I/O Analog input	General purpose I/O TAMPC active shield 0 input RADIO DFEGPIO Analog input	TAMPC RADIO
7		<b>P1.06</b> <b>ASO[1]</b> <b>AIN2</b>	Digital I/O Digital I/O Analog input	General purpose I/O TAMPC active shield 1 output Analog input	TAMPC
8		<b>P1.07</b> <b>ASI[1]</b> <b>AIN3</b>	Digital I/O Digital I/O Analog input	General purpose I/O TAMPC active shield 1 input Analog input	TAMPC
9	Yes	<b>P1.08</b>  <b>EXTREF</b>	Digital I/O Digital I/O Analog input	General purpose I/O GRTC CLKOUTFAST External reference for SAADC	
10		<b>VDD</b>	Power	Power supply	
11		<b>P2.00</b>	Digital I/O Digital I/O	General purpose I/O SPIM DCX	SPIM00/20

Pin	Clock pin	Name	Function	Description	Dedicated function
11	Yes	P2 . 01	Digital I/O Digital I/O Digital I/O Digital I/O Digital I/O	General purpose I/O SPIM SCK SPIS SCK FLPR.0 QSPI SCK	SPIM00/20 SPIS00/20 FLPR FLPR (QSPI)
12		P2 . 02	Digital I/O Digital I/O Digital I/O Digital I/O Digital I/O Digital I/O	General purpose I/O SPIM SDO SPIS SDO UARTE TXD FLPR.1 QSPI D0	SPIM00/20 SPIS00/20 UARTE00/20 FLPR FLPR (QSPI)
13		P2 . 03	Digital I/O Digital I/O Digital I/O	General purpose I/O FLPR.3 QSPI D2	FLPR FLPR (QSPI)
14		P2 . 04	Digital I/O Digital I/O Digital I/O Digital I/O Digital I/O Digital I/O	General purpose I/O SPIM SDI SPIS SDI UARTE CTS FLPR.2 QSPI D1	SPIM00/20 SPIS00/20 UARTE00/20 FLPR FLPR (QSPI)
15		P2 . 05	Digital I/O Digital I/O Digital I/O Digital I/O Digital I/O Digital I/O	General purpose I/O SPIM CSN SPIS CSN UARTE RTS FLPR.5 QSPI CSN	SPIM00/20 SPIS00/20 UARTE00/20 FLPR FLPR (QSPI)
16	Yes	P2 . 06	Digital I/O Digital I/O Digital I/O Digital I/O	General purpose I/O FLPR.6 SPIM SCK SPIS SCK	FLPR SPIM00/21 SPIS00/21

Pin	Clock pin	Name	Function	Description	Dedicated function
		<b>TRACECLK</b>	Digital I/O	Trace clock	Trace
17		<b>P2.07</b>	Digital I/O	General purpose I/O	FLPR Trace Trace SPIM00/21 UARTE00/21
			Digital I/O	FLPR.7	
		<b>TRACEDATA[0]</b>	Digital I/O	Trace data	
		<b>SWO</b>	Digital I/O	Serial wire output (SWO)	
			Digital I/O	SPIM DCX	
			Digital I/O	UARTE RXD	
18		<b>P2.08</b>	Digital I/O	General purpose I/O	FLPR Trace SPIM00/21 SPIS00/21 UARTE00/21
			Digital I/O	FLPR.8	
		<b>TRACEDATA[1]</b>	Digital I/O	Trace data	
			Digital I/O	SPIM SDO	
			Digital I/O	SPIS SDO	
			Digital I/O	UARTE TXD	
19		<b>VDD</b>	Power	Power supply	
20		<b>P0.00</b>	Digital I/O	General purpose I/O	
21		<b>P0.01</b>	Digital I/O	General purpose I/O	
22		<b>SWDIO</b>	Debug	Serial wire data. Bidirectional with standard-drive and on-chip pull-up.	
23		<b>SWDCLK</b>	Debug	Serial wire clock. Input with on-chip pull-down.	
24	Yes	<b>P0.04</b>	Digital I/O Digital I/O	General purpose I/O GRTC CLKOUT32K	GRTC
25		<b>nRESET</b>	Reset	Pin reset with on-chip pull-up	
26		<b>ANT</b>	RF	Single ended radio antenna connection	See <a href="#">Reference circuitry</a> on page 889 for guidelines on how to ensure good RF performance
27		<b>VSS_PA</b>	Power	Ground (radio supply)	

Pin	Clock pin	Name	Function	Description	Dedicated function
28		DECRF	Power	0.9 V regulator supply decoupling	Must be connected to DECA. See <a href="#">Reference circuitry</a> on page 889.
29		XC1	Analog input	Connection for 32 MHz crystal	
30		XC2	Analog input	Connection for 32 MHz crystal	
31		VDD	Power	Power supply	
32	Yes	P1.11 ASO[3] RADIO[2] AIN4	Digital I/O Digital I/O Digital I/O Analog input	General purpose I/O TAMPC active shield 3 output RADIO DFEGPIO Analog input	TAMPC RADIO
33	Yes	P1.12 ASI[3] RADIO[3] AIN5	Digital I/O Digital I/O Digital I/O Analog input	General purpose I/O TAMPC active shield 3 input RADIO DFEGPIO Analog input	TAMPC RADIO
34		P1.13 RADIO[4] AIN6	Digital I/O Digital I/O Analog input	General purpose I/O RADIO DFEGPIO Analog input	RADIO
35		P1.14 RADIO[5] AIN7	Digital I/O Digital I/O Analog input	General purpose I/O RADIO DFEGPIO Analog input	RADIO
36		DECA	Power	0.9 V regulator supply decoupling	Must be connected to DECRF
37		VSS	Power	Ground	
38		DECD	Power	0.9 V regulator supply decoupling	
39		DCC	Power	DC/DC regulator output	

Pin	Clock pin	Name	Function	Description	Dedicated function
40		VDD	Power	Power supply	
41		VSS	Power	Ground pad (die pad)	

Table 78: QFN40 pin assignments

For the device to function properly, the exposed die pad (pin 49) must be connected to ground (VSS, pins 32 and 44).

#### 10.1.4 QFN48 (QFAA) package pin assignments

The QFN48 pin assignment figure and table describe the pinouts for this variant of the device.

Pins that can be used as clock signals are shown in as red in the figure. For more information about clock pins, see [Clock pins](#) on page 860.

Config no.	Supply configuration	Enabled features
		NFC
Config 1	DCDC: supplied by battery or external supply	No

Table 86: Circuit configurations




Figure 180: Circuit configuration 1 schematic

**Note:** For PCB reference layouts, see the product page for the device on [www.nordicsemi.com](http://www.nordicsemi.com).



Designator	Value	Description	Footprint
C1, C2	2.2 $\mu$ F	Capacitor, X6T, $\pm 20\%$ , 2.5 V	0201
C3	10 $\mu$ F	Capacitor, X6S, $\pm 20\%$ , 6.3 V	0402
C4, C7, C8, C10	100 nF	Capacitor, X7R, $\pm 10\%$	0201
C5	2.2 nF	Capacitor, X7R, $\pm 10\%$ , 10V	0201
C6	1.5 pF	Capacitor, NP0, $\pm 0.05$ pF, 25 V, High Q	0201
C9	2.0 pF	Capacitor, NP0, $\pm 0.05$ pF, 25 V	0201
C11	0.3 pF	Capacitor, COG, $\pm 0.1$ pF, 50 V	0201
C12	10 nF	Capacitor, X7R, 6.3 V	0201
C13	3.9 pF	Capacitor, COG, $\pm 0.25$ pF, 50 V	0201
FB1	120 $\Omega$	Ferrite bead, 120 $\Omega$ at 100 MHz, 200 mA, 500 m $\Omega$ Max	0201
L1	4.7 $\mu$ H	Inductor, 120 mA, $\pm 20\%$ , 650 m $\Omega$	0603
L2	2.7 nH	Inductor, 600 mA, $\pm 0.1$ nH, 120 m $\Omega$	0201
L3, L4	3.5 nH	Inductor, 500 mA, $\pm 0.1$ nH, 170 m $\Omega$	0201
R1	1 k $\Omega$	Resistor, $\pm 1\%$ , 0.05 W	0201
U1	nRF54L15-QFAA	Multiprotocol Bluetooth Low Energy, IEEE 802.15.4, and 2.4GHz proprietary System on Chip	QFN-48
X1	32.768 kHz	Crystal SMD 2012, 32.768 kHz, CI = 9 pF, Total tol: $\pm 20$ ppm	XTAL_2012
X2	32 MHz	Crystal SMD 2016, 32 MHz, CI = 8 pF, Total Tol: $\pm 40$ ppm. For frequency tolerance requirements, see <a href="#">32 MHz crystal oscillator (HFXO)</a> on page 902.	XTAL_2016

Table 87: Bill of material for circuit configuration 1

**Note:** The antenna filtering components are subject to change.

### 10.3.2 Circuit configuration 1 for CSP47 (CAAA)

Config no.	Supply configuration	Enabled features
	VDD	NFC
Config 1	DCDC: supplied by battery or external supply	No

Table 88: Circuit configurations

