

Address offset: 0x300

Bit number																																		
ID	R Q P O N M L K J I H G F E D C B A																																	
Reset 0x00000000			0 0																															
ID	R/W	Field	Value ID	Value	Description																													
A	RW	CTS			Enable or disable interrupt for event <a href="#">CTS</a>																													
			Disabled	0	Disable																													
			Enabled	1	Enable																													
B	RW	NCTS			Enable or disable interrupt for event <a href="#">NCTS</a>																													
			Disabled	0	Disable																													
			Enabled	1	Enable																													
C	RW	TXDRDY			Enable or disable interrupt for event <a href="#">TXDRDY</a>																													
			Disabled	0	Disable																													
			Enabled	1	Enable																													
D	RW	RXDRDY			Enable or disable interrupt for event <a href="#">RXDRDY</a>																													
			Disabled	0	Disable																													
			Enabled	1	Enable																													
E	RW	ERROR			Enable or disable interrupt for event <a href="#">ERROR</a>																													
			Disabled	0	Disable																													
			Enabled	1	Enable																													
F	RW	RXT0			Enable or disable interrupt for event <a href="#">RXT0</a>																													
			Disabled	0	Disable																													
			Enabled	1	Enable																													
G	RW	TXSTOPPED			Enable or disable interrupt for event <a href="#">TXSTOPPED</a>																													
			Disabled	0	Disable																													
			Enabled	1	Enable																													
H	RW	DMARXEND			Enable or disable interrupt for event <a href="#">DMARXEND</a>																													
			Disabled	0	Disable																													
			Enabled	1	Enable																													
I	RW	DMARXREADY			Enable or disable interrupt for event <a href="#">DMARXREADY</a>																													
			Disabled	0	Disable																													
			Enabled	1	Enable																													
J	RW	DMARXBUSERROR			Enable or disable interrupt for event <a href="#">DMARXBUSERROR</a>																													
					When this event is generated, the address which caused the error can be read from the BUSERRORADDRESS register.																													
			Disabled	0	Disable																													
			Enabled	1	Enable																													
K-N	RW	DMARXMATCH[i] (i=0..3)			Enable or disable interrupt for event <a href="#">DMARXMATCH[i]</a>																													
			Disabled	0	Disable																													
			Enabled	1	Enable																													
O	RW	DMATXEND			Enable or disable interrupt for event <a href="#">DMATXEND</a>																													
			Disabled	0	Disable																													
			Enabled	1	Enable																													