

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID			O	N	M	L	K	J	I	H	G	F	E	D	C	B	A																	
<b>Reset 0x00000000</b>			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
ID	R/W	Field	Value ID	Value	Description																													
N	RW	DMATXREADY	Enabled	1	Read: Enabled																													
W1C			Clear	1	Disable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
O	RW	DMATXBUSERRO	W1C		Write '1' to disable interrupt for event DMATXBUSERRO																								C B A					
			Clear	1	When this event is generated, the address which caused the error can be																													
			Disabled	0	read from the BUSERRORADDRESS register.																													
			Enabled	1	Read: Enabled																													

## 8.23.10.25 ERRORSRC

Address offset: 0x4C4

Error source

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID			O	N	M	L	K	J	I	H	G	F	E	D	C	B	A																	
<b>Reset 0x00000000</b>			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
ID	R/W	Field	Value ID	Value	Description																													
A	RW	OVERRUN	W1C		Overrun error																							C B A						
			NotReceived	0	A new byte was received before previous byte got transferred into RXD																													
			Received	1	buffer. (Previous data is lost)																													
B	RW	ANACK	W1C		NACK received after sending the address (write '1' to clear)																													
			NotReceived	0	Error did not occur																													
			Received	1	Error occurred																													
C	RW	DNACK	W1C		NACK received after sending a data byte (write '1' to clear)																													
			NotReceived	0	Error did not occur																													
			Received	1	Error occurred																													

## 8.23.10.26 ENABLE

Address offset: 0x500

Enable TWIM

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID			O	N	M	L	K	J	I	H	G	F	E	D	C	B	A																	
<b>Reset 0x00000000</b>			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
ID	R/W	Field	Value ID	Value	Description																													
A	RW	ENABLE			Enable or disable TWIM																													
			Disabled	0	Disable TWIM																													
			Enabled	6	Enable TWIM																													