

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				R Q P O N M L K J I H																G				F				E D C				B A			
Reset 0x00000000				0 0																															
ID	R/W	Field	Value ID	Value	Description																														
J	RW	DMARXBUSERROR W1C	Enabled	1	Read: Enabled																														
			Write '1' to disable interrupt for event DMARXBUSERROR																																
			When this event is generated, the address which caused the error can be read from the BUSERRORADDRESS register.																																
			Clear	1	Disable																														
			Disabled	0	Read: Disabled																														
K-N	RW	DMARXMATCH[i] (i=0..3) W1C	Enabled	1	Read: Enabled																														
			Write '1' to disable interrupt for event DMARXMATCH[i]																																
			Clear	1	Disable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
O	RW	DMATXEND W1C	Write '1' to disable interrupt for event DMATXEND																																
			Clear	1	Disable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
P	RW	DMATXREADY W1C	Write '1' to disable interrupt for event DMATXREADY																																
			Clear	1	Disable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
Q	RW	DMATXBUSERROR W1C	Write '1' to disable interrupt for event DMATXBUSERROR																																
			When this event is generated, the address which caused the error can be read from the BUSERRORADDRESS register.																																
			Clear	1	Disable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
R	RW	FRAMETIMEOUT W1C	Write '1' to disable interrupt for event FRAMETIMEOUT																																
			Clear	1	Disable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														

8.25.13.27 ERRORSRC

Address offset: 0x480

Error source

This register is read/write one to clear.

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			D C B A																															
Reset 0x00000000			0 0																															
ID	R/W	Field	Value ID	Value	Description																													
A	RW	OVERRUN			Overrun error																													
	W1C				A start bit is received while the previous data still lies in RXD. (Previous data is lost.)																													
			NotPresent	0	Read: error not present																													