

#### **8.23.10.40 DMA.TX.TERMINATEONBUSERRO**

Address offset: 0x754

Terminate the transaction if a BUSERROR event is detected.

## 8.23.10.41 DMA.TX.BUSERROREADDRESS

Address offset: 0x758

Address of transaction that generated the last BUSERROR event.

## 8.24 TWIS – I<sup>2</sup>C compatible two-wire interface target with EasyDMA

The TWI target peripheral (TWIS) with EasyDMA provides a half duplex, two-wire synchronous serial communication interface.

The main features of TWIS are the following:

- I<sup>2</sup>C compatible
  - Supports 100 kbps and 400 kbps bit rate
  - EasyDMA direct transfer to and from RAM
  - Individual selection of I/O pins
  - Support for clock stretching