

Configures the fail-safe mode

Figure 8-67. FSM_CONFIG Register

7	6	5	4	3	2	1	0
FS_CNTR_ACT				FS_STAT			FSM_DIS
R/W-0000b				RH-000b			R/W-0b

Table 8-23. FSM_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	FSM_CNTR_ACT	R/W	0000b	<p>Action if fail safe counter exceeds programmed value</p> <p>000b = Disabled</p> <p>0001b = Pull WKRQ/INH low for 1 s</p> <p>0010b = Perform soft reset</p> <p>0011b = Perform hard reset - POR</p> <p>0100b = Stop responding to wake events and go to sleep until power cycle reset</p> <p>0101b = Reserved</p> <p>0110b = Reserved</p> <p>0111b = Reserved</p> <p>1001b = Turn off VCC for 300 ms and set interrupt</p> <hr/> <p style="text-align: center;">Note</p> <ul style="list-style-type: none"> If LIMP is configured as INH then 0001b will impact cause the LIMP pin to go low for 1 s. All other values reserved <hr/>
3-1	FSM_STAT	RH	000b	<p>Reason for entering failsafe mode</p> <p>000b = Not in FS mode</p> <p>001b = Thermal shut down event</p> <p>010b = Reserved</p> <p>011b = UV_{CC}</p> <p>100b = OV_{CC}</p> <p>101b = V_{CCSC}</p> <p>110b = Watchdog failure</p> <p>111b = Restart counter exceeded</p> <p>These values are held until cleared by writing 0h to FSM_CNTR_STAT</p>
0	FSM_DIS	R/W	0b	<p>Fail safe mode disable: Excludes power up fail safe</p> <p>0b = Enabled</p> <p>1b = Disabled</p>

8.6.14 FSM_CNTR Register (Address = 18h) [reset = 0h]

FSM_CNTR is shown in [Figure 8-68](#) and described in [Table 8-24](#).

Return to [Summary Table](#).

Set fail safe counter and status

Figure 8-68. FSM_CNTR Register

7	6	5	4	3	2	1	0
FSM_CNTR_SET				FSM_CNTR_STAT			
R/W-0h				RH-0h			

Table 8-24. FSM_CNTR Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	FSM_CNTR_SET	R/W	0h	<p>Sets the number of times FS mode enters before action taken. Value is one less than the number of times FS mode is entered. Range is 0-15, representing entering fail-safe mode 1-16 times.</p>