

8.17.14.93 INTENCLR01

Address offset: 0x494

Disable interrupt

8.17.14.94 INTENSET10

Address offset: 0x4A8

## Enable interrupt

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																																
<b>Reset 0x00000000</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	R/W	Field	Value ID	Value	Description																											
A	RW	READY			Write '1' to enable interrupt for event <a href="#">READY</a>																											
		W1S																														