

8.17.14.72 PUBLISH_DEVMISS

Address offset: 0x328

Publish configuration for event **DEVMISS**

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID	B	A A A A A A A A			
Reset 0x00000000		0 0			
ID	R/W	Field	Value ID	Value	Description
A	RW	CHIDX	[0..255]	DPPI channel that event DEVMISS will publish to	
B	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

8.17.14.73 PUBLISH_CRCOK

Address offset: 0x32C

Publish configuration for event **CRCOK**

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID	B	A A A A A A A A			
Reset 0x00000000		0 0			
ID	R/W	Field	Value ID	Value	Description
A	RW	CHIDX	[0..255]	DPPI channel that event CRCOK will publish to	
B	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

8.17.14.74 PUBLISH_CRCERROR

Address offset: 0x330

Publish configuration for event **CRCERROR**

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID	B	A A A A A A A A			
Reset 0x00000000		0 0			
ID	R/W	Field	Value ID	Value	Description
A	RW	CHIDX	[0..255]	DPPI channel that event CRCERROR will publish to	
B	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

8.17.14.75 PUBLISH_BCMATCH

Address offset: 0x338

Publish configuration for event **BCMATCH**

Bit counter value is specified in the RADIO.BCC register