

6.7 Electrical Characteristics (continued)

parameters valid over $-40^\circ\text{C} \leq T_J \leq 150^\circ\text{C}$ range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V _{HYS}	Hysteresis voltage (ISO/DIS 17987 Param 20) ⁽⁶⁾ ⁽⁷⁾	V _{HYS} = (V _{IL} - V _{IH}); Figure 7-2			0.175	V _{SUP}	
V _{SERIAL_DIODE}	Serial diode LIN term pull-up path (ISO/DIS 17987 Param 21)	By design and characterization	0.4	0.7	1.0	V	
R _{LIN}	Internal pull-up resistor to V _{SUP} on LIN (ISO/DIS 17987 Param 26)	Normal and Standby modes	20	45	60	kΩ	
I _{RSLEEP}	Pull-up current source to V _{SUP}	Sleep mode, V _{SUP} = 12 V, LIN = GND	-20	-2	μA		
C _{LIN,PIN}	Capacitance of the LIN pin	By design and characterization			25	pF	
EN Input Terminal							
V _{IH}	High level input voltage		2	5.5		V	
V _{IL}	Low level input voltage			0.8		V	
V _{HYS}	Hysteresis voltage	By design and characterization	30	500		mV	
I _{IL}	Low level input current	EN = Low	-8	8	μA		
R _{EN}	Internal pull-down resistor		125	350	800	kΩ	
LIMP Output Terminal (High Voltage Open-drain Output)							
ΔV _H	Hi-level voltage drop for LIMP with respect to V _{SUP}	I _{LIMP} = -60 mA		0.42	1.2	V	
R _{dson}	LIMP output drain-to-source on resistance	I _O = -60 mA		7	20	Ω	
I _{LKG(LIMP)}	Leakage current	LIMP = 0 V, Sleep Mode	-1		1	μA	
HSS, INH high voltage open drain output pin							
V _{DET_INH}	Voltage on INH/WKRQ pin during t _{DET_INH} time	VSUP = 14V			1.5	V	
ΔV _{HINH}	Hi-level voltage drop for INH with respect to V _{SUP}	I _{INH} = -6 mA		0.5	1	V	
ΔV _{HHSS}	Hi-level voltage drop for HSS with respect to V _{SUP}	I _{HSS} = -60 mA		0.42	1.2	V	
R _{dson}	HSS output drain-to-source on resistance	I _O = -60 mA		7	17	Ω	
I _{O(HSS)}	Output current support	VSUP = 14 V,		60	100	mA	
I _{OC(HSS)}	HSS overcurrent limit	VSUP = 14 V		150	300	mA	
I _{OL(HSS)}	HSS open load current	VSUP = 14 V		-2.5		mA	
I _{OLHYS(HSS)}	HSS open load current hysteresis	VSUP = 14 V		0.05	0.45	1	mA
I _{Ik}	Leakage current	INH, HSS = 0 V, Sleep Mode	-1		1	μA	
t _{R/F}	Output rise and fall times (HSS)	5.5 V ≤ V _{SUP} ≤ 28 V, I _{LOAD} = 60 mA, R _L = 220 Ω, 80%/20%		0.6	2.5	V/μs	
t _{HSS_on}	Switching on delay (HSS) from SPI command to on	VSUP = 14 V, I _{LOAD} = 60 mA, V _{OUT} = 80% of V _{SUP}			60	μs	
t _{HSS_off}	Switching off delay (HSS) from SPI command to off	VSUP = 14 V, I _{LOAD} = 60 mA, V _{OUT} = 20% of V _{SUP}			140	μs	
t _{OCFLTR}	HSS overcurrent filter time ⁽²⁾	VSUP = 14 V			16	μs	
t _{OLFLTR}	HSS open load filter time ⁽²⁾	VSUP = 14 V			64	μs	
t _{OCOFF}	HSS overcurrent shut off time	I _{O(HSS)} > I _{OC(HSS)}		200	300	μs	
WAKE Input Terminal							
V _{IH}	High-level input voltage	Sleep or Standby Mode, WAKE pin enabled	4			V	
V _{IL}	Low-level input voltage	Sleep or Standby Mode, WAKE pin enabled			2	V	
I _{IL}	Low-level input leakage current	WAKE = 1 V		15	25	μA	
t _{WAKE}	Wake up hold time from a wake edge on WAKE in standby or sleep mode for static sensing..	See Figure 8-44 and Figure 8-45		140		μs	
t _{WAKE_INVALID}	WAKE pin pulses shorter than this will be filtered out in standby or sleep mode for static and cyclic sensing.	See Figure 8-44 and Figure 8-45			10	μs	
WDI, SDI, CLK, nCS Input Terminal							
V _{IH}	High-level input voltage		2.19			V	
V _{IL}	Low-level input voltage				0.8	V	
I _{IH}	High-level input leakage current	Inputs = V _{CC}	-1	1	μA		
I _{IL}	Low-level input leakage current	Inputs = 0 V, V _{CC} = Active	-50		μA		