

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
ID				E																																D	C	B	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
ID	R/W	Field	Value ID	Value	Description																																		
A	RW	INST			Instruction address comparator support																																		
			False	0	Single-shot instruction address comparisons not supported.																																		
			True	1	Single-shot instruction address comparisons supported.																																		
B	RW	DA			Data address comparator support																																		
			False	0	Data address comparisons not supported.																																		
			True	1	Data address comparisons supported.																																		
C	RW	DV			Data value comparator support																																		
			False	0	Data value comparisons not supported.																																		
			True	1	Data value comparisons supported.																																		
D	RW	PC			Process counter value comparator support																																		
			False	0	Process counter value comparisons not supported.																																		
			True	1	Process counter value comparisons supported.																																		
E	RW	STATUS			Single-shot status. This indicates whether any of the selected comparators have matched.																																		
			NoMatch	0	Match has not occurred.																																		
			Match	1	Match has occurred at least once.																																		

9.8.1.31 TRCSSPCICR0

Address offset: 0x2C0

Selects the processor comparator inputs for Single-shot control.

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
ID																																				D	C	B	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
ID	R/W	Field	Value ID	Value	Description																																		
A-D	RW	PC[i] (i=0..3)			Selects processor comparator i inputs for Single-shot control																																		
			Disabled	0	Processor comparator i is not selected for Single-shot control.																																		
			Enabled	1	Processor comparator i is selected for Single-shot control.																																		

9.8.1.32 TRCPDCR

Address offset: 0x310

Controls the single-shot comparator.

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
ID				A																																			
Reset 0x00000000				0 0																																			
ID	R/W	Field	Value ID	Value		Description																																	
A	RW	PU				Power up request, to request that power to ETM and access to the trace registers is maintained.																																	
			Disabled	0	Power not requested.																																		
			Enabled	1	Power requested.																																		

9.8.1.33 TRCPDSR

Address offset: 0x314

Indicates the power down status of the ETM.