

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				L K J I H G F E D C																B								A							
Reset 0x00000000				0 0																															
ID	R/W	Field	Value ID	Value	Description																														
F-I	RW	DMARXMATCH[i] (i=0..3) W1S			Write '1' to enable interrupt for event <a href="#">DMARXMATCH[i]</a>																														
			Set	1	Enable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
J	RW	DMATXEND W1S			Write '1' to enable interrupt for event <a href="#">DMATXEND</a>																														
			Set	1	Enable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
K	RW	DMATXREADY W1S			Write '1' to enable interrupt for event <a href="#">DMATXREADY</a>																														
			Set	1	Enable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
L	RW	DMATXBUSERROR W1S			Write '1' to enable interrupt for event <a href="#">DMATXBUSERROR</a>																														
					When this event is generated, the address which caused the error can be read from the <a href="#">BUSERRORADDRESS</a> register.																														
			Set	1	Enable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														

### 8.20.7.15 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																																			
ID				L K J I H G F E D C																								B								A			
Reset 0x00000000				0 0																																			
ID	R/W	Field	Value ID	Value	Description																																		
A	RW	END W1C			Write '1' to disable interrupt for event <a href="#">END</a>																																		
			Clear	1	Disable																																		
			Disabled	0	Read: Disabled																																		
			Enabled	1	Read: Enabled																																		
B	RW	ACQUIRED W1C			Write '1' to disable interrupt for event <a href="#">ACQUIRED</a>																																		
			Clear	1	Disable																																		
			Disabled	0	Read: Disabled																																		
			Enabled	1	Read: Enabled																																		
C	RW	DMARXEND W1C			Write '1' to disable interrupt for event <a href="#">DMARXEND</a>																																		
			Clear	1	Disable																																		
			Disabled	0	Read: Disabled																																		
			Enabled	1	Read: Enabled																																		
D	RW	DMARXREADY W1C			Write '1' to disable interrupt for event <a href="#">DMARXREADY</a>																																		
			Clear	1	Disable																																		