

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				O N M L K J I H G F E D C B A																															
Reset 0x00000000				0 0																															
ID	R/W	Field	Value ID	Value	Description																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
						Write '1' to disable interrupt for event RXERROR																													
			Clear	1	Disable																														
I	RW	RXERROR W1C	Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
						Write '1' to disable interrupt for event ENDRX																													
			Clear	1	Disable																														
J	RW	ENDRX W1C	Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
						Write '1' to disable interrupt for event ENDTX																													
			Clear	1	Disable																														
K	RW	ENDTX W1C	Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
						Write '1' to disable interrupt for event AUTOCOLRESSTARTED																													
			Clear	1	Disable																														
L	RW	AUTOCOLRESSTARTED W1C	Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
						Write '1' to disable interrupt for event COLLISION																													
			Clear	1	Disable																														
M	RW	COLLISION W1C	Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
						Write '1' to disable interrupt for event SELECTED																													
			Clear	1	Disable																														
N	RW	SELECTED W1C	Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
						Write '1' to disable interrupt for event STARTED																													
			Clear	1	Disable																														
O	RW	STARTED W1C	Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														

8.13.14.51 ERRORSTATUS

Address offset: 0x404

NFC Error Status register

Note: Write a bit to 1 to clear it. Writing 0 has no effect.