

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID		O	N	M	L	K	J	I	H	G	F	E	D	C	B	A																	
Reset 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
ID	R/W	Field	Value ID	Value	Description																												
		Enabled		1	Read: Enabled																												

8.13.14.50 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID		O	N	M	L	K	J	I	H	G	F	E	D	C	B	A																	
Reset 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
ID	R/W	Field	Value ID	Value	Description																												
A	RW	READY			Write '1' to disable interrupt for event READY																												
		W1C			Clear	1	Disable																										
					Disabled	0	Read: Disabled																										
					Enabled	1	Read: Enabled																										
B	RW	FIELDDETECTED			Write '1' to disable interrupt for event FIELDDETECTED																												
		W1C			Clear	1	Disable																										
					Disabled	0	Read: Disabled																										
					Enabled	1	Read: Enabled																										
C	RW	FIELDLOST			Write '1' to disable interrupt for event FIELDLOST																												
		W1C			Clear	1	Disable																										
					Disabled	0	Read: Disabled																										
					Enabled	1	Read: Enabled																										
D	RW	TXFRAMESTART			Write '1' to disable interrupt for event TXFRAMESTART																												
		W1C			Clear	1	Disable																										
					Disabled	0	Read: Disabled																										
					Enabled	1	Read: Enabled																										
E	RW	TXFRAMEEND			Write '1' to disable interrupt for event TXFRAMEEND																												
		W1C			Clear	1	Disable																										
					Disabled	0	Read: Disabled																										
					Enabled	1	Read: Enabled																										
F	RW	RXFRAMESTART			Write '1' to disable interrupt for event RXFRAMESTART																												
		W1C			Clear	1	Disable																										
					Disabled	0	Read: Disabled																										
					Enabled	1	Read: Enabled																										
G	RW	RXFRAMEEND			Write '1' to disable interrupt for event RXFRAMEEND																												
		W1C			Clear	1	Disable																										
					Disabled	0	Read: Disabled																										
					Enabled	1	Read: Enabled																										
H	RW	ERROR			Write '1' to disable interrupt for event ERROR																												
		W1C			Clear	1	Disable																										
					Disabled	0	Read: Disabled																										
					Enabled	1	Read: Enabled																										