

8.14.2 Module operation	399
8.14.3 Decimation filter	400
8.14.4 EasyDMA	400
8.14.5 Hardware example	401
8.14.6 Pin configuration	403
8.14.7 Registers	403
8.15 PWM — Pulse width modulation	414
8.15.1 Wave counter	415
8.15.2 Decoder with EasyDMA	418
8.15.3 Limitations	426
8.15.4 Pin configuration	426
8.15.5 Registers	426
8.16 QDEC — Quadrature decoder	447
8.16.1 Sampling and decoding	447
8.16.2 LED output	448
8.16.3 Debounce filters	448
8.16.4 Accumulators	449
8.16.5 Output/input pins	449
8.16.6 Pin configuration	450
8.16.7 Registers	450
8.17 RADIO — 2.4 GHz radio	465
8.17.1 Packet configuration	465
8.17.2 Address configuration	467
8.17.3 Data whitening	467
8.17.4 CRC	468
8.17.5 Radio states	468
8.17.6 Transmit sequence	470
8.17.7 Receive sequence	471
8.17.8 Received signal strength indicator (RSSI)	473
8.17.9 Interframe spacing (IFS)	473
8.17.10 Device address match	474
8.17.11 Bit counter	475
8.17.12 IEEE 802.15.4 operation	475
8.17.13 EasyDMA	485
8.17.14 Registers	486
8.18 SAADC — Successive approximation analog-to-digital converter	554
8.18.1 Shared resources	554
8.18.2 Overview	555
8.18.3 Digital output	555
8.18.4 Analog inputs and channels	556
8.18.5 Operation modes	556
8.18.6 EasyDMA	559
8.18.7 Reference	560
8.18.8 Acquisition time	560
8.18.9 Limits event monitoring	561
8.18.10 Performance factors	562
8.18.11 Registers	563
8.19 SPIM — Serial peripheral interface controller with EasyDMA	582
8.19.1 SPIM transaction sequence	583
8.19.2 D/CX functionality	584
8.19.3 Chip select hardware control	585
8.19.4 Pin configuration	586
8.19.5 Shared resources	587
8.19.6 EasyDMA	587