

6.6 Power Supply Characteristics (continued)

parameters valid over $-40^\circ\text{C} \leq T_J \leq 150^\circ\text{C}$ range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OV _{CC5R}	Over voltage 5 V VCC threshold ⁽¹⁾	Ramp Up		5.6	6.0
OV _{CC5F}	Over voltage 5 V VCC threshold ⁽¹⁾	Ramp Down	5.28	5.5	V
OV _{CC33R}	Over voltage 3.3 V VCC threshold ⁽¹⁾	Ramp Up		3.79	3.98
OV _{CC33F}	Over voltage 3.3 V VCC threshold ⁽¹⁾	Ramp Down	3.58	3.73	V
I _{CCOUT}	Output current	V _{CC} in regulation with 14V V _{SUP}	1	125	mA
I _{CCOUTL}	Output current limit	V _{CC} short to ground		275	mA
PSRR	Power supply rejection ripple rejection ⁽¹⁾	V _{RIP} = 0.5 V _{PP} , Load = 10 mA, f = 100 Hz, CO = 10 μF , V _{SUP} = 12 V and ambient temperature = 27 °C		60	dB
T _{SDR}	Thermal shutdown temperature ⁽¹⁾	Internal junction temperature; rising	160	185	°C
T _{SDF}	Thermal shutdown temperature ⁽¹⁾	Internal junction temperature; falling	150	170	°C
T _{SDHYS}	Thermal shutdown hysteresis ⁽¹⁾	V _{SUP} = 12 V	15		°C

(1) Specified by design

(2) Normal Mode: Ramp VSUP while LIN signal is a 10 kHz square wave with 50 % duty cycle and 18 V swing.

6.7 Electrical Characteristics

parameters valid over $-40^\circ\text{C} \leq T_J \leq 150^\circ\text{C}$ range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RXD Output Terminal					
V _{OH}	High level output voltage	I _O = -2 mA, V _{CC} = Active	0.8		V _{CC}
V _{OL}	Low level output voltage	I _O = 2 mA, V _{CC} = Active		0.2	V _{CC}
I _{LKG(OFF)}	Unpowered leakage current	Outputs = 5.25/3.465 V, V _{CC} = V _{SUP} = 0 V	-1	1	μA
TXD Input Terminal					
V _{IL}	Low level input voltage		-0.3	0.8	V
V _{IH}	High level input voltage		2	5.5	V
I _{IH}	High level input leakage current	TXD = V _{IH}	-5	0	5
R _{TXD}	Internal pull-up resistor value		125	350	800
LIN Terminal (Referenced to V_{SUP})					
V _{OH}	HIGH level output voltage ⁽⁵⁾	LIN recessive, TXD = high, I _O = 0 mA, V _{SUP} = 5.5 V to 28 V	0.85		V _{SUP}
V _{OL}	LOW level output voltage ⁽⁵⁾	LIN dominant, TXD = low, V _{SUP} = 5.5 V to 28 V		0.2	V _{SUP}
V _{SUP_NON_OP}	V _{SUP} where impact of recessive LIN bus < 5% (ISO/DIS 17987 Param 11)	TXD & RXD open V _{LIN} = 5.5 V to 45 V	-0.3	45	V
I _{BUS_LIM}	Limiting current (ISO/DIS 17987 Param 12)	TXD = 0 V, V _{LIN} = 28 V, R _{MEAS} = 440 Ω , V _{SUP} = 28 V, V _{BUSdom} $\leq 0.251 * V_{SUP}$	40	90	200
I _{BUS_PAS_dom}	Receiver leakage current, dominant (ISO/DIS 17987 Param 13)	V _{LIN} = 0 V, V _{SUP} = 12 V Driver off/recessive	-1		mA
I _{BUS_PAS_rec1}	Receiver leakage current, recessive (ISO/DIS 17987 Param 14)	V _{LIN} $\geq V_{SUP}$, 5.5 V $\leq V_{SUP} \leq 28$ V Driver off		20	μA
I _{BUS_PAS_rec2}	Receiver leakage current, recessive (ISO/DIS 17987 Param 14)	V _{LIN} = V _{SUP} , Driver off	-5	5	μA
I _{BUS_NO_GND}	Leakage current, loss of ground (ISO/DIS 17987 Param 15)	GND = V _{SUP} , V _{SUP} = 12 V, 0 V $\leq V_{LIN} \leq 28$ V	-1	1	mA
I _{BUS_NO_BAT}	Leakage current, loss of supply (ISO/DIS 17987 Param 16)	0 V $\leq V_{LIN} \leq 28$ V, V _{SUP} = GND		10	μA
V _{BUSdom}	Low level input voltage (ISO/DIS 17987 Param 17)	LIN dominant (including LIN dominant for wake up); Figure 7-2		0.4	V _{SUP}
V _{BUSrec}	High level input voltage (ISO/DIS 17987 Param 18)	LIN recessive; Figure 7-2	0.6		V _{SUP}
V _{BUS_CNT}	Receiver center threshold (ISO/DIS 17987 Param 19)	V _{BUS_CNT} = (V _{IL} + V _{IH})/2; Figure 7-2	0.475	0.5	0.525