

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																		
ID			D	C	B	A																																														
<b>Reset 0x00000000</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																						
ID	R/W	Field	Value ID	Value	Description																																															
			Enabled	1	Read: Enabled																																															
C	RW	END			Write '1' to enable interrupt for event <a href="#">END</a>																																															
		W1S			Set	1	Enable																																													
					Disabled	0	Read: Disabled																																													
					Enabled	1	Read: Enabled																																													
D	RW	DMABUSERRORE			Write '1' to enable interrupt for event <a href="#">DMABUSERRORE</a>																																															
		W1S			When this event is generated, the address which caused the error can be read from the BUSERRORADDRESS register.																																															
					Set	1	Errors occurring while the EVENTS_BUSERRORE register is set are ignored.																																													
					Disabled	0	Enable																																													
					Enabled	1	Read: Enabled																																													

## 8.14.7.15 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																		
ID			D	C	B	A																																														
<b>Reset 0x00000000</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																						
ID	R/W	Field	Value ID	Value	Description																																															
			Enabled	1	Write '1' to disable interrupt for event <a href="#">STARTED</a>																																															
A	RW	STARTED			Write '1' to disable interrupt for event <a href="#">STARTED</a>																																															
		W1C			Clear	1	Disable																																													
					Disabled	0	Read: Disabled																																													
					Enabled	1	Read: Enabled																																													
B	RW	STOPPED			Write '1' to disable interrupt for event <a href="#">STOPPED</a>																																															
		W1C			Clear	1	Disable																																													
					Disabled	0	Read: Disabled																																													
					Enabled	1	Read: Enabled																																													
C	RW	END			Write '1' to disable interrupt for event <a href="#">END</a>																																															
		W1C			Clear	1	Disable																																													
					Disabled	0	Read: Disabled																																													
					Enabled	1	Read: Enabled																																													
D	RW	DMABUSERRORE			Write '1' to disable interrupt for event <a href="#">DMABUSERRORE</a>																																															
		W1C			When this event is generated, the address which caused the error can be read from the BUSERRORADDRESS register.																																															
					Clear	1	Errors occurring while the EVENTS_BUSERRORE register is set are ignored.																																													
					Disabled	0	Disable																																													
					Enabled	1	Read: Enabled																																													

## 8.14.7.16 INTPEND

Address offset: 0x30C