

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				W V U T S R Q P O N M L K J I H G F E D C B A																															
Reset 0x00000000				0 0																															
ID	R/W	Field	Value ID	Value		Description																													
			Enabled	1		Read: Enabled																													
W	RW	CTEPRESENT				Write '1' to disable interrupt for event CTEPRESENT																													
			Clear	1		Disable																													
			Disabled	0		Read: Disabled																													
			Enabled	1		Read: Enabled																													

8.17.14.93 INTENCLR01

Address offset: 0x494

Disable interrupt

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			D C B A																															
Reset 0x00000000			0 0																															
ID	R/W	Field	Value ID	Value	Description																													
A	RW	PLLREADY W1C			Write '1' to disable interrupt for event PLLREADY																													
			Clear	1	Disable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
B	RW	RXADDRESS W1C			Write '1' to disable interrupt for event RXADDRESS																													
			Clear	1	Disable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
C	RW	AUXDATADMAEND W1C			Write '1' to disable interrupt for event AUXDATADMAEND																													
			Clear	1	Disable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
D	RW	CSTONESEND W1C			Write '1' to disable interrupt for event CSTONESEND																													
					The results are available in the CSTONE registers																													
			Clear	1	Disable																													
			Disabled	0	Read: Disabled																													
		Enabled	1	Read: Enabled																														

8.17.14.94 INTENSET10

Address offset: 0x4A8

Enable interrupt

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				W V U T S R Q P O N M L K J I H G F E D C B A																															
Reset 0x00000000				0 0																															
ID	R/W	Field	Value ID	Value				Description																											
A	RW	READY						Write '1' to enable interrupt for event READY																											
	W1S																																		