

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID			R	Q	P	O	N	M	L	K	J	I	H	G		F	E		D	C	B	A												
<b>Reset 0x00000000</b>			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
ID	R/W	Field	Value ID		Value		Description																											
			Enabled		1		Read: Enabled																											
J	RW	DMARXBUSERRO					Write '1' to disable interrupt for event <a href="#">DMARXBUSERRO</a>																											
				W1C			When this event is generated, the address which caused the error can be read from the BUSERRORADDRESS register.																											
					Clear		1		Disable																									
					Disabled		0		Read: Disabled																									
					Enabled		1		Read: Enabled																									
K-N	RW	DMARXMATCH[i] (i=0..3)					Write '1' to disable interrupt for event <a href="#">DMARXMATCH[i]</a>																											
				W1C				Clear		1		Disable																						
					Disabled		0		Read: Disabled																									
					Enabled		1		Read: Enabled																									
O	RW	DMATXEND					Write '1' to disable interrupt for event <a href="#">DMATXEND</a>																											
				W1C				Clear		1		Disable																						
					Disabled		0		Read: Disabled																									
					Enabled		1		Read: Enabled																									
P	RW	DMATXREADY					Write '1' to disable interrupt for event <a href="#">DMATXREADY</a>																											
				W1C				Clear		1		Disable																						
					Disabled		0		Read: Disabled																									
					Enabled		1		Read: Enabled																									
Q	RW	DMATXBUSERRO					Write '1' to disable interrupt for event <a href="#">DMATXBUSERRO</a>																											
				W1C					When this event is generated, the address which caused the error can be read from the BUSERRORADDRESS register.																									
					Clear		1		Disable																									
					Disabled		0		Read: Disabled																									
					Enabled		1		Read: Enabled																									
R	RW	FRAMETIMEOUT					Write '1' to disable interrupt for event <a href="#">FRAMETIMEOUT</a>																											
				W1C				Clear		1		Disable																						
					Disabled		0		Read: Disabled																									
					Enabled		1		Read: Enabled																									

## 8.25.13.27 ERRORSRC

Address offset: 0x480

Error source

This register is read/write one to clear.

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID			R	Q	P	O	N	M	L	K	J	I	H	G		F	E		D	C	B	A												
<b>Reset 0x00000000</b>			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
ID	R/W	Field	Value ID		Value		Description																											
A	RW	OVERRUN					Overrun error																											
				W1C					A start bit is received while the previous data still lies in RXD. (Previous data is lost.)																									
					NotPresent		0		Read: error not present																									