

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				R Q P O N M L K J I H G F E D C B A																															
Reset 0x00000000				0 0																															
ID	R/W	Field	Value ID	Value	Description																														
			Disabled	0	Disable																														
			Enabled	1	Enable																														
						Enable or disable interrupt for event DMASEQ0BUSERROR																													
					When this event is generated, the address which caused the error can be read from the BUSERRORADDRESS register.																														
			Disabled	0	Disable																														
			Enabled	1	Enable																														
						Enable or disable interrupt for event DMASEQ1END																													
L	RW	DMASEQ1END	Disabled	0	Disable																														
			Enabled	1	Enable																														
						Enable or disable interrupt for event DMASEQ1READY																													
M	RW	DMASEQ1READY	Disabled	0	Disable																														
			Enabled	1	Enable																														
						Enable or disable interrupt for event DMASEQ1BUSERROR																													
N	RW	DMASEQ1BUSERROR			When this event is generated, the address which caused the error can be read from the BUSERRORADDRESS register.																														
			Disabled	0	Disable																														
			Enabled	1	Enable																														
O-R	RW	COMPAREMATCH[i] (i=0..3)			Enable or disable interrupt for event COMPAREMATCH[i]																														
			Disabled	0	Disable																														
			Enabled	1	Enable																														

8.15.5.25 INTENSET

Address offset: 0x304

Enable interrupt

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				R Q P O N M L K J I H G F E D C B A																															
Reset 0x00000000				0 0																															
ID	R/W	Field	Value ID	Value	Description																														
A	RW	STOPPED			Write '1' to enable interrupt for event STOPPED																														
			W1S																																
			Set	1	Enable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
B-C	RW	SEQSTARTED[i] (i=0..1)			Write '1' to enable interrupt for event SEQSTARTED[i]																														
			W1S																																
			Set	1	Enable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
D-E	RW	SEQEND[i] (i=0..1)			Write '1' to enable interrupt for event SEQEND[i]																														
			W1S																																
			Set	1	Enable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
F	RW	PWMPERIODEND			Write '1' to enable interrupt for event PWMPERIODEND																														
			W1S																																
			Set	1	Enable																														