

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																	
ID			R	Q	P	O	N	M	L	K	J	I	H	G	F	E	D	C	B	A
<b>Reset 0x00000000</b>			<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	
ID	R/W	Field	Value ID		Value															Description
P	RW	DMATXREADY																		Enable or disable interrupt for event <a href="#">DMATXREADY</a>
					Disabled	0													Disable	
					Enabled	1													Enable	
Q	RW	DMATXBUSERRO																		Enable or disable interrupt for event <a href="#">DMATXBUSERRO</a>
																				When this event is generated, the address which caused the error can be read from the BUSERRORADDRESS register.
					Disabled	0													Disable	
					Enabled	1													Enable	
R	RW	FRAMETIMEOUT																		Enable or disable interrupt for event <a href="#">FRAMETIMEOUT</a>
					Disabled	0													Disable	
					Enabled	1													Enable	

## 8.25.13.25 INTENSET

Address offset: 0x304

Enable interrupt

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																	
ID			R	Q	P	O	N	M	L	K	J	I	H	G	F	E	D	C	B	A
<b>Reset 0x00000000</b>			<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	
ID	R/W	Field	Value ID		Value															Description
A	RW	CTS																		Write '1' to enable interrupt for event <a href="#">CTS</a>
					W1S															Set
						1													Enable	
						Disabled	0												Read: Disabled	
						Enabled	1												Read: Enabled	
B	RW	NCTS																		Write '1' to enable interrupt for event <a href="#">NCTS</a>
					W1S														Set	
						1													Enable	
						Disabled	0												Read: Disabled	
						Enabled	1												Read: Enabled	
C	RW	TXRDY																		Write '1' to enable interrupt for event <a href="#">TXRDY</a>
					W1S														Set	
						1													Enable	
						Disabled	0												Read: Disabled	
						Enabled	1												Read: Enabled	
D	RW	RXRDY																		Write '1' to enable interrupt for event <a href="#">RXRDY</a>
					W1S														Set	
						1													Enable	
						Disabled	0												Read: Disabled	
						Enabled	1												Read: Enabled	
E	RW	ERROR																		Write '1' to enable interrupt for event <a href="#">ERROR</a>
					W1S														Set	
						1													Enable	
						Disabled	0												Read: Disabled	
						Enabled	1												Read: Enabled	
F	RW	RXTO																		Write '1' to enable interrupt for event <a href="#">RXTO</a>
					W1S														Set	
						1													Enable	