

Configuration

Instance	Domain	Configuration
VPR00 : S VPR00 : NS	GLOBAL	<p>VEVIF indexes 16 through 19 maps onto DPPI channels 0 through 4</p> <p>Supports RV32E (Base Integer Instruction Set embedded)</p> <p>Supports M extension (Integer Multiplication and Division)</p> <p>Supports C extension (compressed instructions)</p> <p>Supports Zba extension (Bit Manipulation - Address generation instructions)</p> <p>Supports Zbb extension (Bit Manipulation - Basic bit manipulation)</p> <p>Supports Zbc extension (Bit Manipulation - Carry-less multiplication)</p> <p>Supports Zbs extension (Bit Manipulation - Single bit instructions)</p> <p>Supports Zcb extension (code-size saving instructions)</p> <p>Does not support FENCE.I instruction (use FENCE instruction instead)</p> <p>Supports CSR (Control and Status Register) instructions</p> <p>Does not support CNTR (base counter) instructions</p> <p>Supports M-mode CLIC (interrupt controller)</p> <p>Supports MCLICCFG register</p> <p>Supports external debugger</p> <p>Debugger supports triggers (breakpoints)</p> <p>Boot vector (INIT_PC_RESET_VALUE): 0x00000000</p> <p>Self-booting (VPR_START_RESET_VALUE): 0</p> <p>VPR RAM base address (RAM_BASE_ADDR): 0x20000000</p> <p>VPR RAM size (RAM_SZ): 20 (Value in bytes is computed as 2^(RAM size))</p> <p>Retain registers in Deep Sleep mode: 0</p> <p>Restore VPR context at VPR reset using register [NRF_MEMCONF->POWER1.RET].MEM[0]</p> <p>VPR context save address: 0x2003FE00</p> <p>VPR context save size: 512 bytes</p> <p>VPR remap address: 0x00000000</p> <p>VEVIF tasks: 16..22</p> <p>Mask of supported VEVIF tasks: 0x007F0000</p> <p>VEVIF DPPI indices: 16..19</p> <p>Mask of supported VEVIF DPPI channels: 0x000F0000</p> <p>VEVIF events: 16..22</p> <p>Mask of supported VEVIF events: 0x00100000</p> <p>Debugger interface register offset: 0x5004C400</p>

Register overview

Register	Offset	TZ	Description
TASKS_TRIGGER[n]	0x000		VPR task [n] register
SUBSCRIBE_TRIGGER[n]	0x080		Subscribe configuration for task <code>TASKS_TRIGGER[n]</code>
EVENTS_TRIGGERED[n]	0x100		VPR event [n] register