

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	R/W	Field	Value ID	Value	Description																														
A	RW	MATCH			Pattern match is detected on the DMA data bus.																														
			NotGenerated	0	Event not generated																														
			Generated	1	Event generated																														

8.23.10.14.2 EVENTS_DMA.TX

Peripheral events.

8.23.10.14.2.1 EVENTS_DMA.TX.END

Address offset: 0x168

Indicates that the transfer of MAXCNT bytes between memory and the peripheral has been fully completed.

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID				A																																
Reset 0x00000000				0 0																																
ID	R/W	Field	Value ID	Value	Description																															
A	RW	END			Indicates that the transfer of MAXCNT bytes between memory and the peripheral has been fully completed.																															
			NotGenerated	0	Event not generated																															
			Generated	1	Event generated																															

8.23.10.14.2.2 EVENTS_DMA.TX.READY

Address offset: 0x16C

Generated when EasyDMA has buffered the .PTR and .MAXCNT registers for the channel, allowing them to be written to prepare for the next sequence.

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	R/W	Field	Value ID	Value	Description																														
A	RW	READY			Generated when EasyDMA has buffered the .PTR and .MAXCNT registers for the channel, allowing them to be written to prepare for the next sequence.																														
			NotGenerated	0	Event not generated																														
			Generated	1	Event generated																														

8.23.10.14.2.3 EVENTS_DMA.TX.BUSERROR

Address offset: 0x170

An error occurred during the bus transfer.

When this event is generated, the address which caused the error can be read from the BUSERRORADDRESS register.