

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				M L K J I H G F E D C B A																															
Reset 0x00000000				0 0																															
ID	R/W	Field	Value ID	Value	Description																														
			Clear	1	Disable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
	D	RW	DMARXEND		Write '1' to disable interrupt for event <a href="#">DMARXEND</a>																														
		W1C																																	
			Clear	1	Disable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
	E	RW	DMARXREADY		Write '1' to disable interrupt for event <a href="#">DMARXREADY</a>																														
		W1C																																	
			Clear	1	Disable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
	F	RW	DMARXBUSERROR		Write '1' to disable interrupt for event <a href="#">DMARXBUSERROR</a>																														
		W1C			When this event is generated, the address which caused the error can be read from the <a href="#">BUSERRORADDRESS</a> register.																														
			Clear	1	Disable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
	G-J	RW	DMARXMATCH[i] (i=0..3)		Write '1' to disable interrupt for event <a href="#">DMARXMATCH[i]</a>																														
		W1C																																	
			Clear	1	Disable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
	K	RW	DMATXEND		Write '1' to disable interrupt for event <a href="#">DMATXEND</a>																														
		W1C																																	
			Clear	1	Disable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
	L	RW	DMATXREADY		Write '1' to disable interrupt for event <a href="#">DMATXREADY</a>																														
		W1C																																	
			Clear	1	Disable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
	M	RW	DMATXBUSERROR		Write '1' to disable interrupt for event <a href="#">DMATXBUSERROR</a>																														
		W1C			When this event is generated, the address which caused the error can be read from the <a href="#">BUSERRORADDRESS</a> register.																														
			Clear	1	Disable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														

### 8.19.8.22 ENABLE

Address offset: 0x500

Enable SPIM