

## Disable interrupt

#### 7.8.5.5.5 INTPEND

Address offset: 0x30C

## Pending interrupts

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																															A	
<b>Reset 0x00000000</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
ID	R/W	Field	Value ID	Value	Description																											
A	R	PERIPHACCERR			Read pending status of interrupt for event PERIPHACCERR																											
		NotPending	0		Read: Not pending																											
		Pending	1		Read: Pending																											

#### **7.8.5.5.6 PERIPHACCERR.ADDRESS**

Address offset: 0x404

Address of the transaction that caused first error.

The event PERIPHACCERR must be cleared to clear this register.

**Note:** Only the lower 16 bits of the address are captured into the register. The upper 16 bits correspond to the upper 16 bits of the SPU's base address.

#### 7.8.5.5.7 PERIPH[n].PERM (n=0..63)

Address offset:  $0x500 + (n \times 0x4)$

Get and set the applicable access permissions for the peripheral slave index n

**Note:** Reset values are unique per peripheral instantiation. Please refer to the peripheral instantiation table. Entries not listed in the instantiation table are undefined.