

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				B																								A A A A A A A A							
Reset 0x00000000				0 0																															
ID	R/W	Field	Value ID	Value		Description																													
A	RW	CHIDX		[0..255]		DPPI channel that event STARTED will publish to																													
B	RW	EN																																	
			Disabled	0	Disable publishing																														
			Enabled	1	Enable publishing																														

8.14.7.10 PUBLISH_STOPPED

Address offset: 0x184

Publish configuration for event **STOPPED**

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																												
ID				B																								A				A	A	A	A	A	A	A																									
Reset 0x00000000				0																																0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/W	Field	Value ID	Value		Description																																																									
A	RW	CHIDX		[0..255]		DPPI channel that event STOPPED will publish to																																																									
B	RW	EN																																																													
			Disabled	0	Disable publishing																																																										
			Enabled	1	Enable publishing																																																										

8.14.7.11 PUBLISH_END

Address offset: 0x188

Publish configuration for event **END**

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ID				B																								A				A	A	A	A	A	A	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
ID	R/W	Field	Value ID	Value		Description																																
A	RW	CHIDX		[0..255]		DPPI channel that event END will publish to																																
B	RW	EN																																				
			Disabled	0	Disable publishing																																	
			Enabled	1	Enable publishing																																	

8.14.7.12 PUBLISH_DMA

Publish configuration for events

8.14.7.12.1 PUBLISH_DMA.BUSERROR

Address offset: 0x190

Publish configuration for event **DMA.BUSERROR**

When this event is generated, the address which caused the error can be read from the **BUSERRORADDRESS** register.

Errors occurring while the **EVENTS_BUSERROR** register is set are ignored.