

8.26.1.4 PUBLISH_TRIGGERED[n] (n=16..19)

Address offset: $0x180 + (n \times 0x4)$

Publish configuration for event EVENTS_TRIGGERED[n]

If RTPs are not enabled: writes to registers 15..0 are ignored, other read/write accesses operate normally

If RTPs are enabled: reads or writes to these registers will be stalled if there is a simultaneous VPR CSR write access

to any CSR register.

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0				
ID	A				
Reset 0x00000000	0 0				
ID	R/W	Field	Value ID	Value	Description
A	RW	EN			Publication enable bit
					Its value depends on OR between bit 31 and bit 0 of previously written value
		Disabled	0x0		Disable publishing
		Enabled	0x1		Enable publishing

8.26.1.5 INTEN

Address offset: 0x300

Enable or disable interrupt