

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID	B	A A A A A A A A			
Reset 0x00000000		0 0			
ID	R/W	Field	Value ID	Value	Description
A	RW	CHIDX	[0..255]	DPPI channel that event RXERROR will publish to	
B	RW	EN			
		Disabled	0	Disable publishing	
		Enabled	1	Enable publishing	

8.13.14.41 PUBLISH_ENDRX

Address offset: 0x1AC

Publish configuration for event [ENDRX](#)

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID	B	A A A A A A A A			
Reset 0x00000000		0 0			
ID	R/W	Field	Value ID	Value	Description
A	RW	CHIDX	[0..255]	DPPI channel that event ENDRX will publish to	
B	RW	EN			
		Disabled	0	Disable publishing	
		Enabled	1	Enable publishing	

8.13.14.42 PUBLISH_ENDTX

Address offset: 0x1B0

Publish configuration for event [ENDTX](#)

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID	B	A A A A A A A A			
Reset 0x00000000		0 0			
ID	R/W	Field	Value ID	Value	Description
A	RW	CHIDX	[0..255]	DPPI channel that event ENDTX will publish to	
B	RW	EN			
		Disabled	0	Disable publishing	
		Enabled	1	Enable publishing	

8.13.14.43 PUBLISH_AUTOCOLRESSTARTED

Address offset: 0x1B8

Publish configuration for event [AUTOCOLRESSTARTED](#)

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID	B	A A A A A A A A			
Reset 0x00000000		0 0			
ID	R/W	Field	Value ID	Value	Description
A	RW	CHIDX	[0..255]	DPPI channel that event AUTOCOLRESSTARTED will publish to	
B	RW	EN			
		Disabled	0	Disable publishing	
		Enabled	1	Enable publishing	