

Configuration

| Instance | Domain | Configuration |
|----------|--------|--|
| VPRCSR | FLPR | <p>VEVIF indexes 16 through 19 maps onto DPPI channels 0 through 4</p> <p>Use GPIO port P2</p> <p>HARTNUM: 14</p> <p>MCLICBASE: 0xF0000000</p> <p>MULDIV: 2</p> <p>HIBERNATE: 1</p> <p>DBG: 1</p> <p>Code patching (REMAP): 0</p> <p>BUSWIDTH: 64</p> <p>BKPT: 1</p> <p>VPR can be retained.</p> <p>CSR VIOPINS value: 0x0000FFFF</p> <p>VEVIF tasks: 0..31</p> <p>Mask of supported VEVIF tasks: 0xFFFFFFFF</p> <p>VEVIF DPPI indices: 16..19</p> <p>VEVIF events: 0..31</p> <p>Bit-Manipulation extension: 1</p> <p>CACHE available.</p> <p>CACHEEXTRATAGBUF: 0</p> <p>OUTMODE for shifting functionality available</p> <p>INSTNUM field is not available withing CSR MIMPID</p> <p>VPR does not support peripheral blocking access.</p> <p>VPR does not support branch predecoding.</p> |

Register overview

| Register | Offset | Description |
|---------------|--------|-----------------------------------|
| MSTATUS | 0x300 | Machine Status |
| MISA | 0x301 | Machine ISA |
| MTVEC | 0x305 | Machine Trap-Vector |
| MTVT | 0x307 | Machine Trap Vector Table |
| MCOUNTINHIBIT | 0x320 | Machine Counter-Inhibit |
| MSCRATCH | 0x340 | Machine Scratch |
| MEPC | 0x341 | Machine Exception Program Counter |
| MCAUSE | 0x342 | Machine Cause |
| MTVAL | 0x343 | Machine Trap Value |
| MINTSTATUS | 0x346 | M-mode Interrupt Status |
| MINTTHRESH | 0x347 | M-mode Interrupt-level Threshold |
| MCLICBASE | 0x350 | Machine CLIC Base |
| TSELECT | 0x7A0 | Trigger Select |
| TDATA1 | 0x7A1 | Trigger Data 1 |
| TDATA2 | 0x7A2 | Trigger Data 2 |
| TDATA3 | 0x7A3 | Trigger Data 3 |