

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID			P	O	N	M	L K J I H G F E D C B A																											
<b>Reset 0x00000000</b>			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
ID	R/W	Field	Value ID	Value	Description																													
				Disabled	0	Read: Disabled																												
				Enabled	1	Read: Enabled																												
O	RW	PWMREADY			Write '1' to enable interrupt for event <a href="#">PWMREADY</a>																													
		W1S				Set	1	Enable																										
						Disabled	0	Read: Disabled																										
						Enabled	1	Read: Enabled																										
P	RW	CLKOUTREADY			Write '1' to enable interrupt for event <a href="#">CLKOUTREADY</a>																													
		W1S				Set	1	Enable																										
						Disabled	0	Read: Disabled																										
						Enabled	1	Read: Enabled																										

### 8.10.7.23 INTENCLR1

Address offset: 0x318

Disable interrupt

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID			P	O	N	M	L K J I H G F E D C B A																											
<b>Reset 0x00000000</b>			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
ID	R/W	Field	Value ID	Value	Description																													
A-L	RW	COMPARE[i] (i=0..11)			Write '1' to disable interrupt for event <a href="#">COMPARE[i]</a>																													
		W1C				Clear	1	Disable																										
						Disabled	0	Read: Disabled																										
						Enabled	1	Read: Enabled																										
M	RW	RTCOMPARESYNC			Write '1' to disable interrupt for event <a href="#">RTCOMPARESYNC</a>																													
		W1C				Clear	1	Disable																										
						Disabled	0	Read: Disabled																										
						Enabled	1	Read: Enabled																										
N	RW	PWMPERIODEND			Write '1' to disable interrupt for event <a href="#">PWMPERIODEND</a>																													
		W1C				Clear	1	Disable																										
						Disabled	0	Read: Disabled																										
						Enabled	1	Read: Enabled																										
O	RW	PWMREADY			Write '1' to disable interrupt for event <a href="#">PWMREADY</a>																													
		W1C				Clear	1	Disable																										
						Disabled	0	Read: Disabled																										
						Enabled	1	Read: Enabled																										
P	RW	CLKOUTREADY			Write '1' to disable interrupt for event <a href="#">CLKOUTREADY</a>																													
		W1C				Clear	1	Disable																										
						Disabled	0	Read: Disabled																										
						Enabled	1	Read: Enabled																										