

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID			W	V	U	T	S	R	Q	P	O	N	M	L	K	J	I	H	G	F	E	D	C	B	A									
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
ID	R/W	Field	Value	ID	Value	Description																												
		Clear	1			Disable																												
		Disabled	0			Read: Disabled																												
		Enabled	1			Read: Enabled																												
H	RW	PHYEND				Write '1' to disable interrupt for event PHYEND																												
		W1C																																
		Clear	1			Disable																												
		Disabled	0			Read: Disabled																												
		Enabled	1			Read: Enabled																												
I	RW	DISABLED				Write '1' to disable interrupt for event DISABLED																												
		W1C																																
		Clear	1			Disable																												
		Disabled	0			Read: Disabled																												
		Enabled	1			Read: Enabled																												
J	RW	DEVMATCH				Write '1' to disable interrupt for event DEVMATCH																												
		W1C																																
		Clear	1			Disable																												
		Disabled	0			Read: Disabled																												
		Enabled	1			Read: Enabled																												
K	RW	DEVMISS				Write '1' to disable interrupt for event DEVMISS																												
		W1C																																
		Clear	1			Disable																												
		Disabled	0			Read: Disabled																												
		Enabled	1			Read: Enabled																												
L	RW	CRCOK				Write '1' to disable interrupt for event CRCOK																												
		W1C																																
		Clear	1			Disable																												
		Disabled	0			Read: Disabled																												
		Enabled	1			Read: Enabled																												
M	RW	CRCERROR				Write '1' to disable interrupt for event CRCERROR																												
		W1C																																
		Clear	1			Disable																												
		Disabled	0			Read: Disabled																												
		Enabled	1			Read: Enabled																												
N	RW	BCMATCH				Write '1' to disable interrupt for event BCMATCH																												
		W1C				Bit counter value is specified in the RADIO.BCC register																												
		Clear	1			Disable																												
		Disabled	0			Read: Disabled																												
		Enabled	1			Read: Enabled																												
O	RW	EDEND				Write '1' to disable interrupt for event EDEND																												
		W1C																																
		Clear	1			Disable																												
		Disabled	0			Read: Disabled																												
		Enabled	1			Read: Enabled																												
P	RW	EDSTOPPED				Write '1' to disable interrupt for event EDSTOPPED																												
		W1C																																
		Clear	1			Disable																												
		Disabled	0			Read: Disabled																												
		Enabled	1			Read: Enabled																												
Q	RW	CCAIDLE				Write '1' to disable interrupt for event CCAIDLE																												
		W1C																																