

8.25.13.26 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID	R/W	Field	R	Q	P	O	N	M	L	K	J	I	H		G	F		E	D	C	B	A												
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
ID	R/W	Value ID	Value	Description																														
A	RW	CTS		Write '1' to disable interrupt for event CTS																														
		W1C		Clear	1	Disable																												
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
B	RW	NCTS		Write '1' to disable interrupt for event NCTS																														
		W1C		Clear	1	Disable																												
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
C	RW	TXDRDY		Write '1' to disable interrupt for event TXDRDY																														
		W1C		Clear	1	Disable																												
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
D	RW	RXDRDY		Write '1' to disable interrupt for event RXDRDY																														
		W1C		Clear	1	Disable																												
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
E	RW	ERROR		Write '1' to disable interrupt for event ERROR																														
		W1C		Clear	1	Disable																												
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
F	RW	RXTO		Write '1' to disable interrupt for event RXTO																														
		W1C		Clear	1	Disable																												
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
G	RW	TXSTOPPED		Write '1' to disable interrupt for event TXSTOPPED																														
		W1C		Clear	1	Disable																												
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
H	RW	DMARXEND		Write '1' to disable interrupt for event DMARXEND																														
		W1C		Clear	1	Disable																												
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
I	RW	DMARXREADY		Write '1' to disable interrupt for event DMARXREADY																														
		W1C		Clear	1	Disable																												
			Disabled	0	Read: Disabled																													