

### 8.26.3.20 DPC

Address offset: 0x7B1

Debug PC

Upon entry to debug mode, dpc is updated with the virtual address of the next instruction to be executed. When resuming, the hart's PC is updated to the virtual address stored in dpc. A debugger may write dpc to change where the hart resumes

### 8.26.3.21 MCYCLE

Address offset: 0xB00

## Machine Cycle Counter

Counts the number of clock cycles executed by the processor core on which the hart is running