

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID	B	A A A A A A A A			
<b>Reset 0x00000000</b>		<b>0 0</b>			
ID	R/W	Field	Value ID	Value	Description
A	RW	CHIDX	[0..255]	DPPI channel that event <a href="#">PWMREADY</a> will publish to	
B	RW	EN			
		Disabled	0	Disable publishing	
		Enabled	1	Enable publishing	

## 8.10.7.15 PUBLISH\_CLKOUTREADY

Address offset: 0x1F8

Publish configuration for event [CLKOUTREADY](#)

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID	B	A A A A A A A A			
<b>Reset 0x00000000</b>		<b>0 0</b>			
ID	R/W	Field	Value ID	Value	Description
A	RW	CHIDX	[0..255]	DPPI channel that event <a href="#">CLKOUTREADY</a> will publish to	
B	RW	EN			
		Disabled	0	Disable publishing	
		Enabled	1	Enable publishing	

## 8.10.7.16 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID	A				
<b>Reset 0x00000000</b>		<b>0 0</b>			
ID	R/W	Field	Value ID	Value	Description
A	RW	RTCOMPARE_CLEAR			Shortcut between event RTCOMPARE and task <a href="#">CLEAR</a>
		Disabled	0	Disable shortcut	
		Enabled	1	Enable shortcut	

## 8.10.7.17 INTENO

Address offset: 0x300

Enable or disable interrupt

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID	P O N M L K J I H G F E D C B A				
<b>Reset 0x00000000</b>		<b>0 0</b>			
ID	R/W	Field	Value ID	Value	Description
A-L	RW	COMPARE[i] (i=0..11)			Enable or disable interrupt for event <a href="#">COMPARE[i]</a>
		Disabled	0	Disable	
		Enabled	1	Enable	
M	RW	RTCOMPARESYNC			Enable or disable interrupt for event <a href="#">RTCOMPARESYNC</a>
		Disabled	0	Disable	
		Enabled	1	Enable	
N	RW	PWMPERIODEND			Enable or disable interrupt for event <a href="#">PWMPERIODEND</a>