

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID			W	V	U	T	S	R	Q	P	O	N	M	L	K	J	I	H	G	F	E	D	C	B	A									
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
ID	R/W	Field	Value ID	Value	Description																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
Q	RW	CCAIIDLE			Write '1' to enable interrupt for event <a href="#">CCAIIDLE</a>																													
		W1S			Set	1	Enable																											
					Disabled	0	Read: Disabled																											
					Enabled	1	Read: Enabled																											
R	RW	CCABUSY			Write '1' to enable interrupt for event <a href="#">CCABUSY</a>																													
		W1S			Set	1	Enable																											
					Disabled	0	Read: Disabled																											
					Enabled	1	Read: Enabled																											
S	RW	CCASTOPPED			Write '1' to enable interrupt for event <a href="#">CCASTOPPED</a>																													
		W1S			Set	1	Enable																											
					Disabled	0	Read: Disabled																											
					Enabled	1	Read: Enabled																											
T	RW	RATEBOOST			Write '1' to enable interrupt for event <a href="#">RATEBOOST</a>																													
		W1S			Set	1	Enable																											
					Disabled	0	Read: Disabled																											
					Enabled	1	Read: Enabled																											
U	RW	MHRMATCH			Write '1' to enable interrupt for event <a href="#">MHRMATCH</a>																													
		W1S			Set	1	Enable																											
					Disabled	0	Read: Disabled																											
					Enabled	1	Read: Enabled																											
V	RW	SYNC			Write '1' to enable interrupt for event <a href="#">SYNC</a>																													
		W1S			MODE=Ble_LR125Kbit, Ble_LR500Kbit, or ieee802154_250Kbit: A possible preamble has been received. However, due to the sporadic reception of noise, this event can be falsely triggered.																													
					For MODE=Nrf_1Mbit, Nrf_2Mbit, Ble_1Mbit, or Ble_2Mbit: A possible preamble and the first two bytes of the address field has been received. The event can be generated falsely also in this mode.																													
					It is also possible that the event is not generated, or not generated before the ADDRESS event.																													
					Set	1	Enable																											
					Disabled	0	Read: Disabled																											
					Enabled	1	Read: Enabled																											
W	RW	CTEPRESENT			Write '1' to enable interrupt for event <a href="#">CTEPRESENT</a>																													
		W1S			Set	1	Enable																											
					Disabled	0	Read: Disabled																											
					Enabled	1	Read: Enabled																											

## 8.17.14.91 INTENSET01

Address offset: 0x48C

Enable interrupt