

### 9.8.1.44 TRCCIDR[n] (n=0..3)

Address offset: 0xFF0 + (n × 0x4)

## Coresight component identification registers.

## 9.9 TPIU — Trace port interface unit

The Arm Cortex-M33 TPIU bridges the on-chip trace data from the ETM and the ITM, with separate IDs, to a data stream.

The Arm Cortex-M33 TPIU encapsulates IDs where required, and an external Trace Port Analyzer (TPA) captures the data stream. See the [Arm Cortex-M33 Processor Technical Reference Manual](#) for more details.

### 9.9.1 Registers

## Instances

| Instance | Domain      | Base address | TrustZone |     |     | Split | Description                                 |
|----------|-------------|--------------|-----------|-----|-----|-------|---|
|          |             |              | Map       | Att | DMA |       |   |
| TPIU     | APPLICATION | 0xE0040000   | HF        | NS  | NA  | No    | Trace port interface unit (Trace and Debug) |