

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																
ID			L	K	J	I	H	G	F	E	D	C		B	A																																			
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																				
ID	R/W	Field	Value ID	Value	Description																																													
			Disabled	0	Read: Disabled																																													
			Enabled	1	Read: Enabled																																													
E	RW	DMARXBUSERRORE			Write '1' to disable interrupt for event DMARXBUSERRORE																																													
		W1C			When this event is generated, the address which caused the error can be read from the BUSERROREADDRESS register.																																													
			Clear	1	Disable																																													
			Disabled	0	Read: Disabled																																													
			Enabled	1	Read: Enabled																																													
F-I	RW	DMARXMATCH[i] (i=0..3)			Write '1' to disable interrupt for event DMARXMATCH[i]																																													
		W1C			Clear	1	Disable																																											
			Disabled	0	Read: Disabled																																													
			Enabled	1	Read: Enabled																																													
J	RW	DMATXEND			Write '1' to disable interrupt for event DMATXEND																																													
		W1C			Clear	1	Disable																																											
			Disabled	0	Read: Disabled																																													
			Enabled	1	Read: Enabled																																													
K	RW	DMATXREADY			Write '1' to disable interrupt for event DMATXREADY																																													
		W1C			Clear	1	Disable																																											
			Disabled	0	Read: Disabled																																													
			Enabled	1	Read: Enabled																																													
L	RW	DMATXBUSERRORE			Write '1' to disable interrupt for event DMATXBUSERRORE																																													
		W1C			When this event is generated, the address which caused the error can be read from the BUSERROREADDRESS register.																																													
			Clear	1	Disable																																													
			Disabled	0	Read: Disabled																																													
			Enabled	1	Read: Enabled																																													

8.20.7.16 SEMSTAT

Address offset: 0x400

Semaphore status register

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID			L	K	J	I	H	G	F	E	D	C		B	A																			
Reset 0x00000001			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1			
ID	R/W	SEMSTAT	Value ID	Value	Description																													
A	R	SEMSTAT	Semaphore status																															
			Free	0	Semaphore is free																													
			CPU	1	Semaphore is assigned to CPU																													
			SPIS	2	Semaphore is assigned to SPI slave																													
			CPUPending	3	Semaphore is assigned to SPI but a handover to the CPU is pending																													

8.20.7.17 STATUS

Address offset: 0x440

Status from last transaction