

Publish configuration for event **TIMEOUT**

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID	B	A A A A A A A			
Reset 0x00000000		0 0			
ID	R/W	Field	Value ID	Value	Description
A RW CHIDX		[0..255]	DPPI channel that event TIMEOUT will publish to		
B RW EN			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

8.27.5.8 PUBLISH_STOPPED

Address offset: 0x184

Publish configuration for event **STOPPED**

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID	B	A A A A A A A			
Reset 0x00000000		0 0			
ID	R/W	Field	Value ID	Value	Description
A RW CHIDX		[0..255]	DPPI channel that event STOPPED will publish to		
B RW EN			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

8.27.5.9 INTENSET

Address offset: 0x304

Enable interrupt

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID		B A			
Reset 0x00000000		0 0			
ID	R/W	Field	Value ID	Value	Description
A RW TIMEOUT				Write '1' to enable interrupt for event TIMEOUT	
W1S			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
B RW STOPPED			Write '1' to enable interrupt for event STOPPED		
W1S			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

8.27.5.10 INTENCLR

Address offset: 0x308

Disable interrupt