

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ID				O N M L K J I H G F																E D				C				B				A						
Reset 0x00000000				0 0																																		
D	R/W	Field	Value ID	Value		Description																																
			Enabled	1		Read: Enabled																																
N	RW	DMATXREADY W1C																																				
						Write '1' to disable interrupt for event DMATXREADY																																
			Clear	1		Disable																																
			Disabled	0		Read: Disabled																																
			Enabled	1		Read: Enabled																																
O	RW	DMATXBUSEROR W1C			Write '1' to disable interrupt for event DMATXBUSEROR																																	
					When this event is generated, the address which caused the error can be read from the BUSERORADDRESS register.																																	
			Clear	1		Disable																																
			Disabled	0		Read: Disabled																																
			Enabled	1		Read: Enabled																																

8.23.10.25 ERRORSRC

Address offset: 0x4C4

Error source

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				C B A																															
Reset 0x00000000				0 0																															
ID	R/W	Field	Value ID	Value	Description																														
A	RW	OVERRUN W1C			Overrun error																														
					A new byte was received before previous byte got transferred into RXD buffer. (Previous data is lost)																														
			NotReceived	0	Error did not occur																														
			Received	1	Error occurred																														
B	RW	ANACK W1C			NACK received after sending the address (write '1' to clear)																														
			NotReceived	0	Error did not occur																														
			Received	1	Error occurred																														
C	RW	DNACK W1C			NACK received after sending a data byte (write '1' to clear)																														
			NotReceived	0	Error did not occur																														
			Received	1	Error occurred																														

8.23.10.26 ENABLE

Address offset: 0x500

Enable TWIM

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ID				A																																A	A	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
ID	R/W	Field	Value ID	Value			Description																															
A	RW	ENABLE				Enable or disable TWIM																																
			Disabled	0	Disable TWIM																																	
			Enabled	6	Enable TWIM																																	