

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				M L K J J I H G G G F E D C B A																															
Reset 0x00000000				0 0																															
ID	R/W	Field	Value ID	Value	Description																														
			Disabled	0	Return stack is disabled.																														
			Enabled	1	Return stack is enabled.																														
J	RW	QE			Q element enable field.																														
			Disabled	0	Q elements are disabled.																														
			OnlyWithoutInstCou	1	Q elements with instruction counts are enabled. Q elements without instruction counts are disabled.																														
			Enabled	3	Q elements with and without instruction counts are enabled.																														
K	RW	VMIDOPT			Control bit to select the Virtual context identifier value used by the trace unit, both for trace generation and in the Virtual context identifier comparators.																														
			VTTBR_EL2	0	VTTBR_EL2.VMID is used. If the trace unit supports a Virtual context identifier larger than the VTTBR_EL2.VMID, the upper unused bits are always zero. If the trace unit supports a Virtual context identifier larger than 8 bits and if the VTCR_EL2.VS bit forces use of an 8-bit Virtual context identifier, bits [15:8] of the trace unit Virtual context identifier are always zero.																														
			CONTEXTIDR_EL2	1	CONTEXTIDR_EL2 is used.																														
L	RW	DA			Data address tracing bit.																														
			Disabled	0	Data address tracing is disabled.																														
			Enabled	1	Data address tracing is enabled.																														
M	RW	DV			Data value tracing bit.																														
			Disabled	0	Data value tracing is disabled.																														
			Enabled	1	Data value tracing is enabled.																														

### 9.8.1.5 TRCEVENTCTL0R

Address offset: 0x20

Controls the tracing of arbitrary events.

If the selected event occurs a trace element is generated in the trace stream according to the settings in TRCEVENTCTL1R.DATAEN and TRCEVENTCTL1R.INSTEN.

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A A A A A A A A																															
Reset 0x00000000				0 0																															
ID	R/W	Field	Value ID	Value				Description																											
A	RW	EVENT		[0:255]				Select which event should generate trace elements.																											

### 9.8.1.6 TRCEVENTCTL1R

Address offset: 0x24

Controls the behavior of the events that TRCEVENTCTL0R selects.

This register must always be programmed as part of trace unit initialization.

Might ignore writes when the trace unit is enabled or not idle.