

Terminate the transaction if a BUSERROR event is detected.

8.14.7.28 DMA.BUSERROREADDRESS

Address offset: 0x704

Address of transaction that generated the last BUSERROR event.

8.15 PWM — Pulse width modulation

The pulse width modulation peripheral (PWM) enables the generation of pulse width modulated signals on GPIO. The peripheral implements a counter with up-count mode and up-and-down-count mode, consisting of four PWM channels that can drive assigned GPIO pins.

The main features of PWM are the following:

- Programmable PWM frequency
 - Up to four PWM channels with individual polarity and duty cycle values
 - Edge or center-aligned pulses across PWM channels
 - Multiple duty cycle arrays (sequences) defined in RAM
 - Autonomous and glitch-free update of duty cycle values directly from memory through EasyDMA (no CPU involvement)
 - Change of polarity, duty cycle, and base frequency on every PWM period
 - RAM sequences can be repeated or connected into loops