

## 6.7 Electrical Characteristics (continued)

parameters valid over  $-40^{\circ}\text{C} \leq T_J \leq 150^{\circ}\text{C}$  range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{HYS}$	Hysteresis voltage (ISO/DIS 17987 Param 20) <sup>(6)</sup> (7)	$V_{HYS} = (V_{IL} - V_{IH})$ ; <a href="#">Figure 7-2</a>			0.175	$V_{SUP}$
$V_{SERIAL\_DIODE}$	Serial diode LIN term pull-up path (ISO/DIS 17987 Param 21)	By design and characterization	0.4	0.7	1.0	V
$R_{LIN}$	Internal pull-up resistor to $V_{SUP}$ on LIN (ISO/DIS 17987 Param 26)	Normal and Standby modes	20	45	60	k $\Omega$
$I_{RSLEEP}$	Pull-up current source to $V_{SUP}$	Sleep mode, $V_{SUP} = 12\text{ V}$ , LIN = GND	-20		-2	$\mu\text{A}$
$C_{LIN,PIN}$	Capacitance of the LIN pin	By design and characterization			25	pF
<b>EN Input Terminal</b>						
$V_{IH}$	High level input voltage		2		5.5	V
$V_{IL}$	Low level input voltage				0.8	V
$V_{HYS}$	Hysteresis voltage	By design and characterization	30		500	mV
$I_{IL}$	Low level input current	EN = Low	-8		8	$\mu\text{A}$
$R_{EN}$	Internal pull-down resistor		125	350	800	k $\Omega$
<b>LIMP Output Terminal (High Voltage Open-drain Output)</b>						
$\Delta V_H$	Hi-level voltage drop for LIMP with respect to $V_{SUP}$	$I_{LIMP} = -60\text{ mA}$		0.42	1.2	V
$R_{dson}$	LIMP output drain-to-source on resistance	$I_O = -60\text{ mA}$		7	20	$\Omega$
$I_{LKG(LIMP)}$	Leakage current	LIMP = 0 V, Sleep Mode	-1		1	$\mu\text{A}$
<b>HSS, INH high voltage open drain output pin</b>						
$V_{DET\_INH}$	Voltage on INH/WKRQ pin during $t_{DET\_INH}$ time	$V_{SUP} = 14\text{ V}$			1.5	V
$\Delta V_{HINH}$	Hi-level voltage drop for INH with respect to $V_{SUP}$	$I_{INH} = -6\text{ mA}$		0.5	1	V
$\Delta V_{HHSS}$	Hi-level voltage drop for HSS with respect to $V_{SUP}$	$I_{HSS} = -60\text{ mA}$		0.42	1.2	V
$R_{dson}$	HSS output drain-to-source on resistance	$I_O = -60\text{ mA}$		7	17	$\Omega$
$I_{O(HSS)}$	Output current support	$V_{SUP} = 14\text{ V}$ ,		60	100	mA
$I_{OC(HSS)}$	HSS overcurrent limit	$V_{SUP} = 14\text{ V}$	150		300	mA
$I_{OL(HSS)}$	HSS open load current	$V_{SUP} = 14\text{ V}$	-2.5			mA
$I_{OLHYS(HSS)}$	HSS open load current hysteresis	$V_{SUP} = 14\text{ V}$	0.05	0.45	1	mA
$I_{lkg}$	Leakage current	INH, HSS = 0 V, Sleep Mode	-1		1	$\mu\text{A}$
$t_{R/F}$	Output rise and fall times (HSS)	$5.5\text{ V} \leq V_{SUP} \leq 28\text{ V}$ , $I_{LOAD} = 60\text{ mA}$ , $R_L = 220\text{ }\Omega$ , 80%/20%	0.6		2.5	V/ $\mu\text{s}$
$t_{HSS\_on}$	Switching on delay (HSS) from SPI command to on	$V_{SUP} = 14\text{ V}$ , $I_{LOAD} = 60\text{ mA}$ , $V_{OUT} = 80\%$ of $V_{SUP}$			60	$\mu\text{s}$
$t_{HSS\_off}$	Switching off delay (HSS) from SPI command to off	$V_{SUP} = 14\text{ V}$ , $I_{LOAD} = 60\text{ mA}$ , $V_{OUT} = 20\%$ of $V_{SUP}$			140	$\mu\text{s}$
$t_{OCFLTR}$	HSS overcurrent filter time <sup>(2)</sup>	$V_{SUP} = 14\text{ V}$		16		$\mu\text{s}$
$t_{OLFLTR}$	HSS open load filter time <sup>(2)</sup>	$V_{SUP} = 14\text{ V}$		64		$\mu\text{s}$
$t_{OCOFF}$	HSS overcurrent shut off time	$I_{O(HSS)} > I_{OC(HSS)}$	200		300	$\mu\text{s}$
<b>WAKE Input Terminal</b>						
$V_{IH}$	High-level input voltage	Sleep or Standby Mode, WAKE pin enabled	4			V
$V_{IL}$	Low-level input voltage	Sleep or Standby Mode, WAKE pin enabled			2	V
$I_{IL}$	Low-level input leakage current	WAKE = 1 V		15	25	$\mu\text{A}$
$t_{WAKE}$	Wake up hold time from a wake edge on WAKE in standby or sleep mode for static sensing..	See <a href="#">Figure 8-44</a> and <a href="#">Figure 8-45</a>	140			$\mu\text{s}$
$t_{WAKE\_INVALID}$	WAKE pin pulses shorter than this will be filtered out in standby or sleep mode for static and cyclic sensing.	See <a href="#">Figure 8-44</a> and <a href="#">Figure 8-45</a>			10	$\mu\text{s}$
<b>WDI, SDI, CLK, nCS Input Terminal</b>						
$V_{IH}$	High-level input voltage		2.19			V
$V_{IL}$	Low-level input voltage				0.8	V
$I_{IH}$	High-level input leakage current	Inputs = $V_{CC}$	-1		1	$\mu\text{A}$
$I_{IL}$	Low-level input leakage current	Inputs = 0 V, $V_{CC}$ = Active	-50			$\mu\text{A}$