

8.19.7 Low power.	587
8.19.8 Registers.	588
8.20 SPIS — Serial peripheral interface target with EasyDMA.	610
8.20.1 SPI modes.	611
8.20.2 Shared resources.	611
8.20.3 EasyDMA.	612
8.20.4 SPIS operation.	612
8.20.5 Semaphore operation.	614
8.20.6 Pin configuration.	615
8.20.7 Registers.	616
8.21 TEMP — Temperature sensor.	634
8.21.1 Operation.	635
8.21.2 Registers.	635
8.22 TIMER — Timer/counter.	643
8.22.1 Capture.	644
8.22.2 Compare.	644
8.22.3 Task delays.	645
8.22.4 Task priority.	645
8.22.5 Registers.	645
8.23 TWIM — I ² C compatible two-wire interface controller with EasyDMA.	652
8.23.1 TWIM operation.	653
8.23.2 Shared resources.	654
8.23.3 EasyDMA.	654
8.23.4 TWIM write sequence.	654
8.23.5 TWIM read sequence.	655
8.23.6 TWIM repeated start sequence.	656
8.23.7 Low power.	657
8.23.8 TWIM pin configuration.	657
8.23.9 Pull-up resistor.	658
8.23.10 Registers.	659
8.24 TWIS — I ² C compatible two-wire interface target with EasyDMA.	683
8.24.1 State machine.	684
8.24.2 Shared resources.	686
8.24.3 EasyDMA.	686
8.24.4 Read command response.	687
8.24.5 Write command response.	688
8.24.6 TWI controller repeated start sequence.	689
8.24.7 Terminate an ongoing TWI transaction.	690
8.24.8 Low power.	690
8.24.9 Target mode pin configuration.	690
8.24.10 Registers.	691
8.25 UARTE — Universal asynchronous receiver/transmitter with EasyDMA.	713
8.25.1 Baudrate.	714
8.25.2 EasyDMA.	714
8.25.3 Transmission.	715
8.25.4 Reception.	715
8.25.5 Data frame size.	717
8.25.6 Frame timeout interrupt.	718
8.25.7 Error conditions.	719
8.25.8 Using the UARTE without flow control.	719
8.25.9 Parity and stop bit configuration.	719
8.25.10 Compare match filter.	720
8.25.11 Low power.	720
8.25.12 Pin configuration.	720