

Bit number					31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID																																					
Reset 0x00000000					0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/W	Field	Value ID		Value		Description																														

9.8.1.44 TRCCIDR[n] (n=0..3)

Address offset: 0xFF0 + (n × 0x4)

Coresight component identification registers.

Bit number					31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID																																				
Reset 0x00000000					0 0																															
ID	R/W	Field	Value ID		Value		Description																													

9.9 TPIU — Trace port interface unit

The Arm Cortex-M33 TPIU bridges the on-chip trace data from the ETM and the ITM, with separate IDs, to a data stream.

The Arm Cortex-M33 TPIU encapsulates IDs where required, and an external Trace Port Analyzer (TPA) captures the data stream. See the [Arm Cortex-M33 Processor Technical Reference Manual](#) for more details.

9.9.1 Registers

Instances

Instance	Domain	Base address	TrustZone			Split access	Description
			Map	Att	DMA		
TPIU	APPLICATION	0xE0040000	HF	NS	NA	No	Trace port interface unit (Trace and Debug)