

8.25.13 Registers.	721
8.26 VPR — RISC-V CPU.	749
8.26.1 Registers.	750
8.26.2 Registers.	768
8.26.3 Registers.	770
8.27 WDT — Watchdog timer.	806
8.27.1 Reload criteria.	806
8.27.2 Temporarily pausing the watchdog.	806
8.27.3 Watchdog reset.	807
8.27.4 Stopping the watchdog.	807
8.27.5 Registers.	807
9 Debug and trace.	815
9.1 Debug access port.	815
9.1.1 Debug access port registers.	816
9.2 Access port protection.	817
9.3 Debug Interface mode.	820
9.4 Real-time debug.	820
9.5 Trace.	821
9.5.1 Enabling the trace port.	821
9.6 CTRL-AP — Control access port.	822
9.6.1 Reset request.	823
9.6.2 Erase all.	823
9.6.3 Mailbox interface.	825
9.6.4 Device information.	826
9.6.5 Debugger registers.	826
9.6.6 Peripheral registers.	831
9.7 TAD — Trace and debug control.	835
9.7.1 Registers.	835
9.8 ETM — Embedded trace macrocell.	837
9.8.1 Registers.	837
9.9 TPIU — Trace port interface unit.	858
9.9.1 Registers.	858
10 Hardware and layout.	859
10.1 Pin assignments.	859
10.1.1 Dedicated pins.	859
10.1.2 Clock pins.	860
10.1.3 QFN40 (QDAA) package pin assignments.	861
10.1.4 QFN48 (QFAA) package pin assignments.	867
10.1.5 QFN52 (QGAA) package pin assignments.	874
10.1.6 CSP47 (CAAA) package pin assignments.	880
10.2 Mechanical specifications.	886
10.2.1 QFN40 (QDAA) package.	886
10.2.2 QFN48 (QFAA) package.	886
10.2.3 QFN52 (QGAA) package.	887
10.2.4 CSP47 (CAAA) package.	888
10.3 Reference circuitry.	889
10.3.1 Circuit configuration 1 for QFN48 (QFAA).	889
10.3.2 Circuit configuration 1 for CSP47 (CAAA).	891
10.3.3 PCB layout example.	892
10.3.4 PMIC support.	894
10.4 Package thermal characteristics.	894