7.8.5.5 Registers

Instances

| Instance | Domain | Base address | TrustZone | | | Split | Description |
			Map	Att	DMA	access	
SPU00	GLOBAL	0x50040000	HF	S	NA	No	System protection unit SPU00
SPU10	GLOBAL	0x50080000	HF	S	NA	No	System protection unit SPU10
SPU20	GLOBAL	0x500C0000	HF	S	NA	No	System protection unit SPU20
SPU30	GLOBAL	0x50100000	HF	S	NA	No	System protection unit SPU30

Configuration

Instance	Domain	Configuration
SPU00	GLOBAL	Supports FEATURE.DPPIC[n]
		Supports FEATURE.GPIO[n]
		Supports FEATURE.CRACEN
		SLAVE_BITS=4 (number of address bits required to represent the peripheral slave index)
SPU10	GLOBAL	Supports FEATURE.DPPIC[n]
		SLAVE_BITS=4 (number of address bits required to represent the peripheral slave index)
SPU20	GLOBAL	Supports FEATURE.DPPIC[n]
		Supports FEATURE.GPIOTE[n]
		Supports FEATURE.GRTC[n]
		Supports FEATURE.GPIO[n]
		SLAVE_BITS=4 (number of address bits required to represent the peripheral slave index)
SPU30	GLOBAL	Supports FEATURE.DPPIC[n]
		Supports FEATURE.GPIOTE[n]
		Supports FEATURE.GPIO[n]
		SLAVE_BITS=4 (number of address bits required to represent the peripheral slave index)

Register overview

Register	Offset	TZ	Description
EVENTS_PERIPHACCERR	0x100		A security violation has been detected on one or several peripherals
INTEN	0x300		Enable or disable interrupt
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt
INTPEND	0x30C		Pending interrupts
PERIPHACCERR.ADDRESS	0x404		Address of the transaction that caused first error.
PERIPH[n].PERM	0x500		Get and set the applicable access permissions for the peripheral slave index n
FEATURE.DPPIC.CH[n]	0x680		Security configuration for channel n of DPPIC
FEATURE.DPPIC.CHG[n]	0x6E0		Security configuration for channel group n of DPPIC
FEATURE.GPIOTE[n].CH[o]	0x700		Security configuration for channel o of GPIOTE[n]
FEATURE.GPIOTE[n].INTERRUPT[o]	0x720		Security configuration for interrupt o of GPIOTE[n]

NORDIC
SEMICONDUCTOR