

### 8.6.3.7 PUBLISH\_END

Address offset: 0x180

Publish configuration for event **END**

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID	B	A A A A A A A A			
<b>Reset 0x00000000</b>		<b>0 0</b>			
ID	R/W	Field	Value ID	Value	Description
A	RW	CHIDX	[0..255]	DPPI channel that event <b>END</b> will publish to	
B	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

### 8.6.3.8 PUBLISH\_ERROR

Address offset: 0x184

Publish configuration for event **ERROR**

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID	B	A A A A A A A A			
<b>Reset 0x00000000</b>		<b>0 0</b>			
ID	R/W	Field	Value ID	Value	Description
A	RW	CHIDX	[0..255]	DPPI channel that event <b>ERROR</b> will publish to	
B	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

### 8.6.3.9 INTENSET

Address offset: 0x304

Enable interrupt

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID	B A				
<b>Reset 0x00000000</b>		<b>0 0</b>			
ID	R/W	Field	Value ID	Value	Description
A	RW	END			Write '1' to enable interrupt for event <b>END</b>
		W1S			
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
B	RW	ERROR			Write '1' to enable interrupt for event <b>ERROR</b>
		W1S			
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

### 8.6.3.10 INTENCLR

Address offset: 0x308

Disable interrupt