

## Reception (RX) enable

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID		A			
<b>Reset 0x00000000</b>		<b>0 0</b>			
ID	R/W	Field	Value ID	Value	Description
A	RW	RXEN			Reception (RX) enable
			Disabled	0	Reception disabled and now data will be written to the RXD.PTR address.
			Enabled	1	Reception enabled.

## 8.11.10.19 CONFIG.TXEN

Address offset: 0x50C

### Transmission (TX) enable

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID		A			
<b>Reset 0x00000001</b>		<b>0 1</b>			
ID	R/W	Field	Value ID	Value	Description
A	RW	TXEN			Transmission (TX) enable
			Disabled	0	Transmission disabled and now data will be read from the RXD.TXD address.
			Enabled	1	Transmission enabled.

## 8.11.10.20 CONFIG.MCKEN

Address offset: 0x510

### Master clock generator enable

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID		A			
<b>Reset 0x00000001</b>		<b>0 1</b>			
ID	R/W	Field	Value ID	Value	Description
A	RW	MCKEN			Master clock generator enable
			Disabled	0	Master clock generator disabled and PSEL.MCK not connected(available as GPIO).
			Enabled	1	Master clock generator running and MCK output on PSEL.MCK.

## 8.11.10.21 CONFIG.MCKFREQ

Address offset: 0x514

### I2S clock generator control

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID		A A			
<b>Reset 0x20000000</b>		<b>0 0 1 0</b>			
ID	R/W	Field	Value ID	Value	Description
A	RW	MCKFREQ			I2S MCK frequency configuration
					NOTE: Enumerations are deprecated, use MCKFREQ equation.
					NOTE: The 12 least significant bits of the register are ignored and shall be set to zero.