

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				B																								A A A A A A A A							
Reset 0x00000000				0 0																															
ID	R/W	Field	Value ID	Value		Description																													
A	RW	CHIDX		[0..255]		DPPI channel that event <b>RXDRDY</b> will publish to																													
B	RW	EN																																	
			Disabled	0		Disable publishing																													
			Enabled	1		Enable publishing																													

### 8.25.13.18 PUBLISH\_ERROR

Address offset: 0x194

Publish configuration for event **ERROR**

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				B																								A A A A A A A A							
Reset 0x00000000				0 0																															
ID	R/W	Field	Value ID	Value				Description																											
A	RW	CHIDX		[0..255]				DPPI channel that event <b>ERROR</b> will publish to																											
B	RW	EN																																	
			Disabled	0				Disable publishing																											
			Enabled	1				Enable publishing																											

### 8.25.13.19 PUBLISH\_RXTO

Address offset: 0x1A4

Publish configuration for event **RXTO**

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				B																								A A A A A A A A							
Reset 0x00000000				0 0																															
ID	R/W	Field	Value ID	Value				Description																											
A	RW	CHIDX		[0..255]				DPPI channel that event <b>RXTO</b> will publish to																											
B	RW	EN																																	
			Disabled	0				Disable publishing																											
			Enabled	1				Enable publishing																											

### 8.25.13.20 PUBLISH\_TXSTOPPED

Address offset: 0x1B0

Publish configuration for event **TXSTOPPED**

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				B																								A A A A A A A A							
Reset 0x00000000				0 0																															
ID	R/W	Field	Value ID	Value				Description																											
A	RW	CHIDX		[0..255]				DPPI channel that event <b>TXSTOPPED</b> will publish to																											
B	RW	EN																																	
			Disabled	0				Disable publishing																											
			Enabled	1				Enable publishing																											