

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID																												D	C		B		A			
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/W	Field	Value ID	Value		Description																														
B	RW	STOPPED W1C	Disabled	0		Read: Disabled																														
			Enabled	1		Read: Enabled																														
					Write '1' to disable interrupt for event STOPPED																															
			Clear	1		Disable																														
			Disabled	0		Read: Disabled																														
C	RW	TXPTRUPD W1C	Enabled	1		Read: Enabled																														
					Write '1' to disable interrupt for event TXPTRUPD																															
			Clear	1		Disable																														
			Disabled	0		Read: Disabled																														
			Enabled	1		Read: Enabled																														
D	RW	FRAMESTART W1C			Write '1' to disable interrupt for event FRAMESTART																															
			Clear	1		Disable																														
			Disabled	0		Read: Disabled																														
			Enabled	1		Read: Enabled																														

8.11.10.16 ENABLE

Address offset: 0x500

Enable I2S module

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ID																																				A		
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
ID	R/W	Field	Value ID	Value		Description																																
A	RW	ENABLE				Enable I2S module																																
			Disabled	0		Disable																																
			Enabled	1		Enable																																

8.11.10.17 CONFIG.MODE

Address offset: 0x504

I2S mode

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID																																				A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	R/W	Field	Value ID	Value		Description																														
A	RW	MODE				I2S mode																														
			Master	0	Master mode. SCK and LRCK generated from internal master clcok (MCK) and output on pins defined by PSEL.xxx.																															
			Slave	1	Slave mode. SCK and LRCK generated by external master and received on pins defined by PSEL.xxx																															

8.11.10.18 CONFIG.RXEN

Address offset: 0x508