

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				W V U T S R Q P O N																M L K J I H G F E D C B A															
Reset 0x00000000				0 0																															
ID	R/W	Field	Value ID	Value	Description																														
			Clear	1	Disable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
H	RW	PHYEND W1C			Write '1' to disable interrupt for event <a href="#">PHYEND</a>																														
			Clear	1	Disable																														
			Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																															
I	RW	DISABLED W1C			Write '1' to disable interrupt for event <a href="#">DISABLED</a>																														
			Clear	1	Disable																														
			Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																															
J	RW	DEVMATCH W1C			Write '1' to disable interrupt for event <a href="#">DEVMATCH</a>																														
			Clear	1	Disable																														
			Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																															
K	RW	DEVMISS W1C			Write '1' to disable interrupt for event <a href="#">DEVMISS</a>																														
			Clear	1	Disable																														
			Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																															
L	RW	CRCOK W1C			Write '1' to disable interrupt for event <a href="#">CRCOK</a>																														
			Clear	1	Disable																														
			Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																															
M	RW	CRCERROR W1C			Write '1' to disable interrupt for event <a href="#">CRCERROR</a>																														
			Clear	1	Disable																														
			Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																															
N	RW	BCMATCH W1C			Write '1' to disable interrupt for event <a href="#">BCMATCH</a>																														
					Bit counter value is specified in the RADIO.BCC register																														
			Clear	1	Disable																														
			Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																															
O	RW	EDEND W1C			Write '1' to disable interrupt for event <a href="#">EDEND</a>																														
			Clear	1	Disable																														
			Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																															
P	RW	EDSTOPPED W1C			Write '1' to disable interrupt for event <a href="#">EDSTOPPED</a>																														
			Clear	1	Disable																														
			Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																															
Q	RW	CCAIDLE W1C			Write '1' to disable interrupt for event <a href="#">CCAIDLE</a>																														