

2. SRC.VALUE = random[i], where i=0,1, and 2 (i.e. random number results from CRACEN.RND operation above)
2. Load seed from KMU to CRACEN:
  - a. Push the KMU slots where the SEED is stored, e.g. KMU slots 0, 1, and 2
  - b. Write `CRACEN.SEEDVALID` register to mark the seed as valid for the IKG
  - c. To prevent any subsequent changes to the SEED, write `CRACEN.SEEDLOCK` register.

**Note:** Any IKG key generations without valid seed (`CRACEN.SEEDVALID`) will fail.

### 7.8.1.5 Low power

To ensure lowest possible power consumption when the peripheral is not needed, disable CRACEN.

Make sure any operations are finished before disabling the peripheral in register `ENABLE`.

### 7.8.1.6 Registers

#### Instances

Instance	Domain	Base address	TrustZone			Split access	Description
			Map	Att	DMA		
CRACEN	GLOBAL	0x50048000	HF	S	NSA	No	Crypto accelerator

#### Configuration

Instance	Domain	Configuration
CRACEN	GLOBAL	<p>Access to CRACEN registers is blocked while KMU is performing a PUSH operation. CRACEN cannot write RRAM.</p> <p>CRACEN CRYPTOACCELERATOR specific configuration registers included</p> <p>PKE data (address 0x51808000) must be read and written using aligned access, i.e. using an operation where a word-aligned address is used for a word, or a halfword-aligned address is used for a halfword access.</p> <p>PKE code (address 0x5180C000) must be read and written using aligned access, i.e. using an operation where a word-aligned address is used for a word, or a halfword-aligned address is used for a halfword access.</p>

#### Register overview

Register	Offset	TZ	Description
<code>EVENTS_CRYPTOMASTER</code>	0x100		Event indicating that interrupt triggered at Cryptomaster
<code>EVENTS_RNG</code>	0x104		Event indicating that interrupt triggered at RNG
<code>EVENTS_PKEIKG</code>	0x108		Event indicating that interrupt triggered at PKE or IKG
<code>INTEN</code>	0x300		Enable or disable interrupt
<code>INTENSET</code>	0x304		Enable interrupt
<code>INTENCLR</code>	0x308		Disable interrupt
<code>INTPEND</code>	0x30C		Pending interrupts
<code>ENABLE</code>	0x400		Enable CRACEN peripheral modules.
<code>SEEDVALID</code>	0x404		Marks the <code>SEED</code> register as valid.
<code>SEED[n]</code>	0x410		Seed word [n] for symmetric and asymmetric key generation.
			This register is only writable from KMU.