

Only one peripheral can be assigned to drive a GPIO pin at a time. Failing to do so may result in unpredictable behavior.

TWIS signal	TWIS pin	Direction	Output value	Drive strength
SCL	As specified in PSEL.SCL	Input	Not applicable	S0D1
SDA	As specified in PSEL.SDA	Input	Not applicable	S0D1

Table 68: GPIO configuration before enabling peripheral

## 8.24.10 Registers

### Instances

Instance	Domain	Base address	TrustZone			Split access	Description
			Map	Att	DMA		
TWIS20 : S	GLOBAL	0x500C6000	US	S	SA	No	Two-wire interface target TWIS20
TWIS20 : NS		0x400C6000					
TWIS21 : S	GLOBAL	0x500C7000	US	S	SA	No	Two-wire interface target TWIS21
TWIS21 : NS		0x400C7000					
TWIS22 : S	GLOBAL	0x500C8000	US	S	SA	No	Two-wire interface target TWIS22
TWIS22 : NS		0x400C8000					
TWIS30 : S	GLOBAL	0x50104000	US	S	SA	No	Two-wire interface target TWIS30
TWIS30 : NS		0x40104000					

### Configuration

Instance	Domain	Configuration
TWIS20 : S	GLOBAL	Use GPIO port P1
TWIS20 : NS		
TWIS21 : S	GLOBAL	Use GPIO port P1
TWIS21 : NS		
TWIS22 : S	GLOBAL	Use GPIO port P1
TWIS22 : NS		
TWIS30 : S	GLOBAL	Use GPIO port P0
TWIS30 : NS		

### Register overview

Register	Offset	TZ	Description
<a href="#">TASKS_STOP</a>	0x004		Stop TWI transaction
<a href="#">TASKS_SUSPEND</a>	0x00C		Suspend TWI transaction
<a href="#">TASKS_RESUME</a>	0x010		Resume TWI transaction
<a href="#">TASKS_PREPARERX</a>	0x020		Prepare the TWI slave to respond to a write command
<a href="#">TASKS_PREPARETX</a>	0x024		Prepare the TWI slave to respond to a read command
<a href="#">TASKS_DMA.RX.ENABLEMATCH[n]</a>	0x030		Enables the MATCH[n] event by setting the ENABLE[n] bit in the CONFIG register.
<a href="#">TASKS_DMA.RX.DISABLEMATCH[n]</a>	0x040		Disables the MATCH[n] event by clearing the ENABLE[n] bit in the CONFIG register.
<a href="#">SUBSCRIBE_STOP</a>	0x084		Subscribe configuration for task <a href="#">STOP</a>