

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	B A A A A A A A
Reset 0x00000000	0 0
ID R/W Field	Value ID Value Description
A RW CHIDX	[0..255] DPPI channel that event STOPPED will publish to
B RW EN	
	Disabled 0 Disable publishing
	Enabled 1 Enable publishing

8.15.5.16 PUBLISH_SEQSTARTED[n] (n=0..1)

Address offset: 0x188 + (n × 0x4)

Publish configuration for event SEQSTARTED[n]

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	B A A A A A A A
Reset 0x00000000	0 0
ID R/W Field	Value ID Value Description
A RW CHIDX	[0..255] DPPI channel that event SEQSTARTED[n] will publish to
B RW EN	
	Disabled 0 Disable publishing
	Enabled 1 Enable publishing

8.15.5.17 PUBLISH_SEQEND[n] (n=0..1)

Address offset: 0x190 + (n × 0x4)

Publish configuration for event SEQEND[n]

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	B A A A A A A A
Reset 0x00000000	0 0
ID R/W Field	Value ID Value Description
A RW CHIDX	[0..255] DPPI channel that event SEQEND[n] will publish to
B RW EN	
	Disabled 0 Disable publishing
	Enabled 1 Enable publishing

8.15.5.18 PUBLISH_PWMPERIODEND

Address offset: 0x198

Publish configuration for event PWMPERIODEND

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	B A A A A A A A
Reset 0x00000000	0 0
ID R/W Field	Value ID Value Description
A RW CHIDX	[0..255] DPPI channel that event PWMPERIODEND will publish to
B RW EN	
	Disabled 0 Disable publishing
	Enabled 1 Enable publishing