

#### **4.1.2.1.7 INTEN**

Address offset: 0x300

## Enable or disable interrupt

#### 4.1.2.1.8 INTENSET

Address offset: 0x304

Enable interrupt

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																									F	E	D	C	B	A		
<b>Reset 0x00000000</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
ID	R/W	Field	Value ID	Value	Description																											
A	RW	FPUIOC			Write '1' to enable interrupt for event <a href="#">FPUIOC</a>																											
		W1S																														
			Set	1	Enable																											
			Disabled	0	Read: Disabled																											
			Enabled	1	Read: Enabled																											
B	RW	FPUDZC			Write '1' to enable interrupt for event <a href="#">FPUDZC</a>																											
		W1S																														
			Set	1	Enable																											
			Disabled	0	Read: Disabled																											
			Enabled	1	Read: Enabled																											