

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																												
ID				B																								A				A	A	A	A	A	A	A																									
Reset 0x00000000				0																																0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/W	Field	Value ID	Value		Description																																																									
A	RW	CHIDX		[0..255]		DPPI channel that event <a href="#">DMA.BUSERROR</a> will publish to																																																									
B	RW	EN																																																													
			Disabled	0	Disable publishing																																																										
			Enabled	1	Enable publishing																																																										

### 8.14.7.13 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			D C B A																															
Reset 0x00000000			0 0																															
ID	R/W	Field	Value ID	Value	Description																													
A	RW	STARTED			Enable or disable interrupt for event <a href="#">STARTED</a>																													
			Disabled	0	Disable																													
			Enabled	1	Enable																													
B	RW	STOPPED			Enable or disable interrupt for event <a href="#">STOPPED</a>																													
			Disabled	0	Disable																													
			Enabled	1	Enable																													
C	RW	END			Enable or disable interrupt for event <a href="#">END</a>																													
			Disabled	0	Disable																													
			Enabled	1	Enable																													
D	RW	DMABUSERROR			Enable or disable interrupt for event <a href="#">DMABUSERROR</a>																													
					When this event is generated, the address which caused the error can be read from the <a href="#">BUSERRORADDRESS</a> register.																													
					Errors occurring while the <a href="#">EVENTS_BUSERROR</a> register is set are ignored.																													
			Disabled	0	Disable																													
			Enabled	1	Enable																													

### 8.14.7.14 INTENSET

Address offset: 0x304

Enable interrupt

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																																	
ID				D C B A																																	
Reset 0x00000000				0 0																																	
ID	R/W	Field	Value ID	Value	Description																																
A	RW	STARTED			Write '1' to enable interrupt for event <span>STARTED</span>																																
					W1S																																
			Set	1	Enable																																
			Disabled	0	Read: Disabled																																
			Enabled	1	Read: Enabled																																
B	RW	STOPPED			Write '1' to enable interrupt for event <span>STOPPED</span>																																
					W1S																																
			Set	1	Enable																																
			Disabled	0	Read: Disabled																																