

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0															
ID	N	M	L	K	J	I	H	G	F	E	D	C	B	A				
Reset 0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID R/W Field	Value ID	Value	Description															
	Clear	1	Disable															
	Disabled	0	Read: Disabled															
	Enabled	1	Read: Enabled															
C RW WRITE	Write '1' to disable interrupt for event WRITE																	
	W1C		Clear	1	Disable													
			Disabled	0	Read: Disabled													
			Enabled	1	Read: Enabled													
D RW READ	Write '1' to disable interrupt for event READ																	
	W1C		Clear	1	Disable													
			Disabled	0	Read: Disabled													
			Enabled	1	Read: Enabled													
E RW DMARXEND	Write '1' to disable interrupt for event DMARXEND																	
	W1C		Clear	1	Disable													
			Disabled	0	Read: Disabled													
			Enabled	1	Read: Enabled													
F RW DMARXREADY	Write '1' to disable interrupt for event DMARXREADY																	
	W1C		Clear	1	Disable													
			Disabled	0	Read: Disabled													
			Enabled	1	Read: Enabled													
G RW DMARXBUSERRORE	Write '1' to disable interrupt for event DMARXBUSERRORE																	
	W1C		Clear	1	When this event is generated, the address which caused the error can be read from the BUSERROREADDRESS register.													
			Disabled	0														
			Enabled	1	Read: Enabled													
H-K RW DMARXMATCH[i] (i=0..3)	Write '1' to disable interrupt for event DMARXMATCH[i]																	
	W1C		Clear	1	Disable													
			Disabled	0	Read: Disabled													
			Enabled	1	Read: Enabled													
L RW DMATXEND	Write '1' to disable interrupt for event DMATXEND																	
	W1C		Clear	1	Disable													
			Disabled	0	Read: Disabled													
			Enabled	1	Read: Enabled													
M RW DMATXREADY	Write '1' to disable interrupt for event DMATXREADY																	
	W1C		Clear	1	Disable													
			Disabled	0	Read: Disabled													
			Enabled	1	Read: Enabled													
N RW DMATXBUSERRORE	Write '1' to disable interrupt for event DMATXBUSERRORE																	
	W1C		Clear	1	When this event is generated, the address which caused the error can be read from the BUSERROREADDRESS register.													
			Disabled	0														
			Enabled	1	Read: Enabled													