

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																													
ID	O	N	M	L	K	J	I	H	G	F	E	D	C	B	A																	
<b>Reset 0x00000000</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>														
ID	R/W	Field	Value ID																													
A	RW	STOPPED	Value																													
		W1C	Description																													
			Clear	1	Disable																											
			Disabled	0	Read: Disabled																											
			Enabled	1	Read: Enabled																											
B	RW	ERROR	Write '1' to disable interrupt for event <a href="#">ERROR</a>																													
		W1C																														
			Clear	1	Disable																											
			Disabled	0	Read: Disabled																											
			Enabled	1	Read: Enabled																											
C	RW	SUSPENDED	Write '1' to disable interrupt for event <a href="#">SUSPENDED</a>																													
		W1C																														
			Clear	1	Disable																											
			Disabled	0	Read: Disabled																											
			Enabled	1	Read: Enabled																											
D	RW	LASTRX	Write '1' to disable interrupt for event <a href="#">LASTRX</a>																													
		W1C																														
			Clear	1	Disable																											
			Disabled	0	Read: Disabled																											
			Enabled	1	Read: Enabled																											
E	RW	LASTTX	Write '1' to disable interrupt for event <a href="#">LASTTX</a>																													
		W1C																														
			Clear	1	Disable																											
			Disabled	0	Read: Disabled																											
			Enabled	1	Read: Enabled																											
F	RW	DMARXEND	Write '1' to disable interrupt for event <a href="#">DMARXEND</a>																													
		W1C																														
			Clear	1	Disable																											
			Disabled	0	Read: Disabled																											
			Enabled	1	Read: Enabled																											
G	RW	DMARXREADY	Write '1' to disable interrupt for event <a href="#">DMARXREADY</a>																													
		W1C																														
			Clear	1	Disable																											
			Disabled	0	Read: Disabled																											
			Enabled	1	Read: Enabled																											
H	RW	DMARXBUSERRO	Write '1' to disable interrupt for event <a href="#">DMARXBUSERRO</a>																													
		W1C																														
			Clear	1	When this event is generated, the address which caused the error can be read from the BUSERRORADDRESS register.																											
			Disabled	0																												
			Enabled	1																												
I-L	RW	DMARXMATCH[i] (i=0..3)	Write '1' to disable interrupt for event <a href="#">DMARXMATCH[i]</a>																													
		W1C																														
			Clear	1	Disable																											
			Disabled	0	Read: Disabled																											
			Enabled	1	Read: Enabled																											
M	RW	DMATXEND	Write '1' to disable interrupt for event <a href="#">DMATXEND</a>																													
		W1C																														
			Clear	1	Disable																											
			Disabled	0	Read: Disabled																											