

7.8.6.6.8 ACTIVESHIELD.CHEN

Address offset: 0x404

Active shield detector channel enable register.

Pins reserved for the active shield channels must be configured before the channels can be used. Pins reserved for unused channels can be used as GPIO.

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
ID																													D	C	B	A					
Reset 0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/W	Field	Value ID																											Description							
A-D	RW	CH[i] (i=0..3)																											Enable or disable active shield channel i.								
																													Disable channel.								
																													Enable channel.								

7.8.6.6.9 PROTECT.DOMAIN[n].DBGEN.CTRL (n=0..0)

Address offset: $0x500 + (n \times 0x20)$

Control register for invasive (halting) debug enable for the local debug components within domain n.

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0				
ID	D D D D D D D D D D D D D D D D C C C C B A				
Reset 0x00000010	0 1 0 0 0 0				
ID	R/W	Field	Value ID	Value	Description
A	RW	VALUE			Set value of dbgen signal.
		Low	0		Signal is logic 0, indicating that invasive debug is disabled.
		High	1		Signal is logic 1, indicating that invasive debug is enabled.
B	W1	LOCK			Lock this register to prevent changes to the VALUE field until next reset.
		W1S			
		Disabled	0		Lock disabled.
		Enabled	1		Lock enabled.