

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	C	C	C	C	B	A				
<b>Reset 0x00000010</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>0</b>		
ID	R/W	Field	Value ID	Value		Description																										
C	RW	WRITEPROTECTION				The write protection must be cleared to allow updates to the VALUE field.																										
						The write protection is cleared by writing CLEAR in a separate write operation prior to updating the VALUE and LOCK fields.																										
						The write protection is automatically enabled after the corresponding change to the VALUE field.																										
			Disabled	0x0		Read: Write protection is disabled.																										
			Enabled	0x1		Read: Write protection is enabled.																										
			Clear	0xF		Write: Value to clear write protection.																										
D	W	KEY				Required write key for upper 16 bits. Must be included in all register write operations.																										
			KEY	0x50FA		Write key value.																										

#### 7.8.6.6.18 PROTECT.AP[n].DBGEN.STATUS (n=0..0)

Address offset: 0x704 + (n × 0x10)

Status register for invasive (halting) debug enable for domain ns access port.

**Note:** Unless cleared, the STATUS register will be cumulative. A field is cleared by writing '1' to it.

#### 7.8.6.6.19 PROTECT-ACTIVESHIELD

Enable active shield detector

The active shield pins are dedicated GPIO pins that must be configured as inputs and outputs before use. Each active shield channel has one GPIO for output and one GPIO for input.

7.8.6.6.19.1 PROTECT-ACTIVESHIELD-CTRL

Address offset: 0x900

Control register for active shield detector enable signal.

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	C	C	C	C	B	A					
<b>Reset 0x00000010</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0		
ID	R/W	Field	Value ID	Value	Description																											
A	RW	VALUE			Set value of active shield enable signal.																											
		Low	0	Signal is logic 0.																												
		High	1	Signal is logic 1.																												
B	W1	LOCK			Lock this register to prevent changes to the VALUE field until next reset.																											
		W1S																														