

Register	Offset	TZ	Description
TRCVDCTLR	0x0A0		Controls data trace filtering.  Might ignore writes when the trace unit is enabled or not idle.  This register must be programmed when data tracing is enabled, that is, when either TRCCONFIGR.DA == 1 or TRCCONFIGR.DV == 1.
TRCVDSACCTLR	0x0A4		ViewData include / exclude control.  Might ignore writes when the trace unit is enabled or not idle.  This register must be programmed when one or more address comparators are implemented.
TRCVDARCCTLR	0x0A8		ViewData include / exclude control.  Might ignore writes when the trace unit is enabled or not idle.  This register must be programmed when one or more address comparators are implemented.
TRCSEQEVR[n]	0x100		Moves the sequencer state according to programmed events.  Might ignore writes when the trace unit is enabled or not idle.  When the sequencer is used, all sequencer state transitions must be programmed with a valid event.
TRCSEQRSTEV	0x118		Moves the sequencer to state 0 when a programmed event occurs.  Might ignore writes when the trace unit is enabled or not idle.  When the sequencer is used, all sequencer state transitions must be programmed with a valid event.
TRCSEQSTR	0x11C		Use this to set, or read, the sequencer state.  Might ignore writes when the trace unit is enabled or not idle.  Only returns stable data when TRCSTATR.PMSTABLE == 1.  When the sequencer is used, all sequencer state transitions must be programmed with a valid event.
TRCEXTINSEL	0x120		Use this to set, or read, which external inputs are resources to the trace unit.  Might ignore writes when the trace unit is enabled or not idle.  Only returns stable data when TRCSTATR.PMSTABLE == 1.  When the sequencer is used, all sequencer state transitions must be programmed with a valid event.
TRCNTRLDVR[n]	0x140		This sets or returns the reload count value for counter n.  Might ignore writes when the trace unit is enabled or not idle.
TRCNTCTLR[n]	0x150		Controls the operation of counter n.  Might ignore writes when the trace unit is enabled or not idle.
TRCNTVR[n]	0x160		This sets or returns the value of counter n.  The count value is only stable when TRCSTATR.PMSTABLE == 1.  If software uses counter n then it must write to this register to set the initial counter value.  Might ignore writes when the trace unit is enabled or not idle.
TRCRSCTLR[n]	0x200		Controls the selection of the resources in the trace unit.  Might ignore writes when the trace unit is enabled or not idle.  If software selects a non-implemented resource then CONSTRAINED UNPREDICTABLE behavior of the resource selector occurs, so the resource selector might fire unexpectedly or might not fire. Reads of the TRCRSCTLRn might return UNKNOWN.
TRCSSCCR0	0x280		Controls the single-shot comparator.
TRCSSCSR0	0x2A0		Indicates the status of the single-shot comparators. TRCSSCSR0 is sensitive to instruction addresses.
TRCSSPICR0	0x2C0		Selects the processor comparator inputs for Single-shot control.
TRCPDCR	0x310		Controls the single-shot comparator.