

8.16.7.22 INTENSET

Address offset: 0x304

Enable interrupt

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID		E	D	C	B	A																											
Reset 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
ID	R/W	Field	Value ID	Value	Description																												
A	RW	SAMPLERDY			Write '1' to enable interrupt for event SAMPLERDY																												
		W1S																															
			Set	1	Enable																												
			Disabled	0	Read: Disabled																												
			Enabled	1	Read: Enabled																												
B	RW	REPORTRDY			Write '1' to enable interrupt for event REPORTRDY																												
		W1S			Event generated when REPORTPER number of samples has been accumulated in the ACC register and the content of the ACC register is not equal to 0. (Thus, this event is only generated if a motion is detected since the previous clearing of the ACC register).																												
			Set	1	Enable																												
			Disabled	0	Read: Disabled																												
			Enabled	1	Read: Enabled																												
C	RW	ACCOF			Write '1' to enable interrupt for event ACCOF																												
		W1S																															
			Set	1	Enable																												
			Disabled	0	Read: Disabled																												
			Enabled	1	Read: Enabled																												
D	RW	DBLRDY			Write '1' to enable interrupt for event DBLRDY																												
		W1S			Event generated when REPORTPER number of samples has been accumulated and the content of the ACCDBL register is not equal to 0. (Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register).																												
			Set	1	Enable																												
			Disabled	0	Read: Disabled																												
			Enabled	1	Read: Enabled																												
E	RW	STOPPED			Write '1' to enable interrupt for event STOPPED																												
		W1S																															
			Set	1	Enable																												
			Disabled	0	Read: Disabled																												
			Enabled	1	Read: Enabled																												

8.16.7.23 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID		E	D	C	B	A																											
Reset 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
ID	R/W	Field	Value ID	Value	Description																												
A	RW	SAMPLERDY			Write '1' to disable interrupt for event SAMPLERDY																												
		W1C																															