

8.18.11.15 EVENTS_CH[n] (n=0..7)

Peripheral events.

8.18.11.15.1 EVENTS_CH[n].LIMITH (n=0..7)

Address offset: $0x118 + (n \times 0x8)$

Last results is above CH[n].LIMIT.HIGH

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------------|-----|--------|--------------|---|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|
| Bit number | | | | 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| ID | | | | A | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Reset 0x00000000 | | | | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| ID | R/W | Field | Value ID | Value | | | | Description | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| A | RW | LIMITH | | | | | | Last results is above CH[n].LIMIT.HIGH | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | NotGenerated | 0 | | | | Event not generated | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | Generated | 1 | | | | Event generated | | | | | | | | | | | | | | | | | | | | | | | | | | | |

8.18.11.15.2 EVENTS_CH[n].LIMITL (n=0..7)

Address offset: $0x11C + (n \times 0x8)$

Last results is below CH[n].LIMIT.LOW

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------------|-----|--------|--------------|-------|---------------------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|--|--|
| Bit number | | | | | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| ID | | | | | A | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Reset 0x00000000 | | | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| ID | R/W | Field | Value ID | Value | Description | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| A | RW | LIMITL | | | Last results is below CH[n].LIMIT.LOW | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | NotGenerated | 0 | Event not generated | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | Generated | 1 | Event generated | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

8.18.11.16 PUBLISH_STARTED

Address offset: 0x180

Publish configuration for event [STARTED](#)

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------------|-----|-------|----------|---|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|
| Bit number | | | | 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| ID | | | | B A A A A A A A | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Reset 0x00000000 | | | | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| ID | R/W | Field | Value ID | Value | | | | Description | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| A | RW | CHIDX | | [0..255] | | | | DPPI channel that event STARTED will publish to | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| B | RW | EN | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | Disabled | 0 | | | | Disable publishing | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | Enabled | 1 | | | | Enable publishing | | | | | | | | | | | | | | | | | | | | | | | | | | | |

8.18.11.17 PUBLISH_END

Address offset: 0x184

Publish configuration for event [END](#)