

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID	B	A A A A A A A A			
Reset 0x00000000		0 0			
ID	R/W	Field	Value ID	Value	Description
A	RW	CHIDX	[0..255]	DPPI channel that event END will publish to	
B	RW	EN			
		Disabled	0	Disable publishing	
		Enabled	1	Enable publishing	

8.17.14.69 PUBLISH_PHYEND

Address offset: 0x31C

Publish configuration for event [PHYEND](#)

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID	B	A A A A A A A A			
Reset 0x00000000		0 0			
ID	R/W	Field	Value ID	Value	Description
A	RW	CHIDX	[0..255]	DPPI channel that event PHYEND will publish to	
B	RW	EN			
		Disabled	0	Disable publishing	
		Enabled	1	Enable publishing	

8.17.14.70 PUBLISH_DISABLED

Address offset: 0x320

Publish configuration for event [DISABLED](#)

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID	B	A A A A A A A A			
Reset 0x00000000		0 0			
ID	R/W	Field	Value ID	Value	Description
A	RW	CHIDX	[0..255]	DPPI channel that event DISABLED will publish to	
B	RW	EN			
		Disabled	0	Disable publishing	
		Enabled	1	Enable publishing	

8.17.14.71 PUBLISH_DEVMATCH

Address offset: 0x324

Publish configuration for event [DEVMATCH](#)

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID	B	A A A A A A A A			
Reset 0x00000000		0 0			
ID	R/W	Field	Value ID	Value	Description
A	RW	CHIDX	[0..255]	DPPI channel that event DEVMATCH will publish to	
B	RW	EN			
		Disabled	0	Disable publishing	
		Enabled	1	Enable publishing	