

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID		B	A A A A A A A A		
<b>Reset 0x00000000</b>			<b>0 0</b>		
ID	R/W	Field	Value ID	Value	Description
A	RW	CHIDX	[0..255]	DPPI channel that event <a href="#">END</a> will publish to	
B	RW	EN			
		Disabled	0	Disable publishing	
		Enabled	1	Enable publishing	

### 8.23.10.20.2.2 PUBLISH\_DMA.TX.READY

Address offset: 0x1EC

Publish configuration for event [READY](#)

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID		B	A A A A A A A A		
<b>Reset 0x00000000</b>			<b>0 0</b>		
ID	R/W	Field	Value ID	Value	Description
A	RW	CHIDX	[0..255]	DPPI channel that event <a href="#">READY</a> will publish to	
B	RW	EN			
		Disabled	0	Disable publishing	
		Enabled	1	Enable publishing	

### 8.23.10.20.2.3 PUBLISH\_DMA.TX.BUSERRO

Address offset: 0x1F0

Publish configuration for event [BUSERRO](#)

When this event is generated, the address which caused the error can be read from the [BUSERROADDRESS](#) register.

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID		B	A A A A A A A A		
<b>Reset 0x00000000</b>			<b>0 0</b>		
ID	R/W	Field	Value ID	Value	Description
A	RW	CHIDX	[0..255]	DPPI channel that event <a href="#">BUSERRO</a> will publish to	
B	RW	EN			
		Disabled	0	Disable publishing	
		Enabled	1	Enable publishing	

## 8.23.10.21 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID		M L K J I H G F	E D C B A		
<b>Reset 0x00000000</b>			<b>0 0</b>		
ID	R/W	Field	Value ID	Value	Description
A	RW	LASTTX_DMA_RX_START			Shortcut between event <a href="#">LASTTX</a> and task <a href="#">DMA.RX.START</a>
		Disabled	0	Disable shortcut	
		Enabled	1	Enable shortcut	
B	RW	LASTTX_SUSPEND			Shortcut between event <a href="#">LASTTX</a> and task <a href="#">SUSPEND</a>