

Register	Offset	TZ	Description
TRCVDCTRL	0x0A0		<p>Controls data trace filtering.</p> <p>Might ignore writes when the trace unit is enabled or not idle.</p> <p>This register must be programmed when data tracing is enabled, that is, when either TRCCONFIGR.DA == 1 or TRCCONFIGR.DV == 1.</p>
TRCVDSACCTRL	0x0A4		<p>ViewData include / exclude control.</p> <p>Might ignore writes when the trace unit is enabled or not idle.</p> <p>This register must be programmed when one or more address comparators are implemented.</p>
TRCVDARCTRL	0x0A8		<p>ViewData include / exclude control.</p> <p>Might ignore writes when the trace unit is enabled or not idle.</p> <p>This register must be programmed when one or more address comparators are implemented.</p>
TRCSEQEVR[n]	0x100		<p>Moves the sequencer state according to programmed events.</p> <p>Might ignore writes when the trace unit is enabled or not idle.</p> <p>When the sequencer is used, all sequencer state transitions must be programmed with a valid event.</p>
TRCSEQRSTEVR	0x118		<p>Moves the sequencer to state 0 when a programmed event occurs.</p> <p>Might ignore writes when the trace unit is enabled or not idle.</p> <p>When the sequencer is used, all sequencer state transitions must be programmed with a valid event.</p>
TRCSEQSTR	0x11C		<p>Use this to set, or read, the sequencer state.</p> <p>Might ignore writes when the trace unit is enabled or not idle.</p> <p>Only returns stable data when TRCSTATR.PMSTABLE == 1.</p> <p>When the sequencer is used, all sequencer state transitions must be programmed with a valid event.</p>
TRCEXTINSELR	0x120		<p>Use this to set, or read, which external inputs are resources to the trace unit.</p> <p>Might ignore writes when the trace unit is enabled or not idle.</p> <p>Only returns stable data when TRCSTATR.PMSTABLE == 1.</p> <p>When the sequencer is used, all sequencer state transitions must be programmed with a valid event.</p>
TRCCNTRLDVR[n]	0x140		<p>This sets or returns the reload count value for counter n.</p> <p>Might ignore writes when the trace unit is enabled or not idle.</p>
TRCCNTCTRLR[n]	0x150		<p>Controls the operation of counter n.</p> <p>Might ignore writes when the trace unit is enabled or not idle.</p>
TRCCNTVR[n]	0x160		<p>This sets or returns the value of counter n.</p> <p>The count value is only stable when TRCSTATR.PMSTABLE == 1.</p> <p>If software uses counter n then it must write to this register to set the initial counter value.</p> <p>Might ignore writes when the trace unit is enabled or not idle.</p>
TRCRSCTRLR[n]	0x200		<p>Controls the selection of the resources in the trace unit.</p> <p>Might ignore writes when the trace unit is enabled or not idle.</p> <p>If software selects a non-implemented resource then CONSTRAINED UNPREDICTABLE behavior of the resource selector occurs, so the resource selector might fire unexpectedly or might not fire. Reads of the TRCRSCTRLRn might return UNKNOWN.</p>
TRCSSCCRO	0x280		Controls the single-shot comparator.
TRCSSCSRO	0x2A0		Indicates the status of the single-shot comparators. TRCSSCSRO is sensitive to instruction addresses.
TRCSSPCICRO	0x2C0		Selects the processor comparator inputs for Single-shot control.
TRCPDCR	0x310		Controls the single-shot comparator.