

6.8 AC Switching Characteristics (continued)

parameters valid over $-40^{\circ}\text{C} \leq T_J \leq 150^{\circ}\text{C}$ range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{MODE_NOM_STBY}	SPI write to go to standby from normal mode				70	μs
t _{WKRQ_SLP}	Time WKRQ turns on after a wake event when device is in sleep mode	Dependent upon LDO turning on and ramp time. Time provided is based upon 1 μs ramp and LDO being at 2 V.	450			μs
t _{INH_SLP}	Time INH turns on after a wake event when device is in sleep mode			210		μs
t _{INH_NOM_SLP}	SPI write to go to sleep from normal mode and INH turns off			70		μs
t _{WK_WIDTH_MIN}	Minimum WAKE pin pulse width (SPI mode only) ^{(2) (3) (4)}	Minimum WAKE Pin pulse width Register 8'h11[3:2] = 00b; See Figure 8-46	10			ms
		Minimum WAKE Pin pulse width Register 8'h11[3:2] = 01b; See Figure 8-46	20			ms
		Minimum WAKE Pin pulse width Register 8'h11[3:2] = 10b; See Figure 8-46	40			ms
		Minimum WAKE Pin pulse width Register 8'h11[3:2] = 11b; See Figure 8-46	80			ms
t _{WK_WIDTH_INVALID}	Maximum Pulse width that is considered invalid (SPI mode only) ^{(2) (3)}	Maximum WAKE Pin pulse width that is considered invalid Register 8'h11[3:2] = 00b; See Figure 8-46			5	ms
		Maximum WAKE Pin pulse width that is considered invalid Register 8'h11[3:2] = 01b; See Figure 8-46			10	ms
		Maximum WAKE Pin pulse width that is considered invalid Register 8'h11[3:2] = 10b; See Figure 8-46			20	ms
		Maximum WAKE Pin pulse width that is considered invalid Register 8'h11[3:2] = 11b; See Figure 8-46			40	ms
t _{WK_WIDTH_MAX}	Maximum WAKE pin pulse width to be considered valid (SPI mode only) ⁽²⁾	Maximum WAKE Pin pulse window Register 8'h11[1:0] = 00b; See Figure 8-46	750		950	ms
		Maximum WAKE Pin pulse window Register 8'h11[1:0] = 01b; See Figure 8-46	1000		1250	ms
		Maximum WAKE Pin pulse window Register 8'h11[1:0] = 10b; See Figure 8-46	1500		1875	ms
		Maximum WAKE Pin pulse window Register 8'h11[1:0] = 11b; See Figure 8-46	2000		2500	ms
t _{WK_CYC}	Sampling window for cyclic sensing wake; Standby or Sleep mode; see Figure 8-49	Register 8'h12[5] = 0	10	30	40	μs
		Register 8'h12[5] = 1	60	75	90	μs
Fast Mode						
DR	Data Rate	5.5 V ≤ V _{SUP} ≤ 18 V, R _{LIN} = 500 Ω and C _{LIN(bus)} = 600 pF			200	kbps
t _{rx_pdr} t _{rx_pdf}	Receiver rising/falling propagation delay time (ISO/DIS 17987 Param 31)	R _{RXD} = 2.4 kΩ, C _{RXD} = 20 pF (See Figure 7-3 , Figure 7-4)			5	μs
t _{txrf}	LIN transmitter rise and fall time	5.5 V ≤ V _{SUP} ≤ 18 V, R _{LIN} = 500 Ω and C _{LIN(bus)} = 600 pF, 80%/20%			1.5	μs
t _{FM_CHANGE}	Fast mode determination time for entering or leaving	Based upon EN and TXD voltage levels	70	90	110	μs
t _{FMTXD}	TXD pin pulse width to enter fast mode	Pulse must start after t _{EN} and finish before t _{FM_CHANGE}	5		25	μs
SPI Switching Characteristics						
f _{SCK}	SCK, SPI clock frequency ⁽¹⁾				4	MHz
t _{SCK}	SCK, SPI clock period ⁽¹⁾	See Figure 7-7	250			ns
t _{RSCK}	SCK rise time ⁽¹⁾	See Figure 7-7			40	ns
t _{FSCK}	SCK fall time ⁽¹⁾	See Figure 7-7			40	ns
t _{SCKH}	SCK, SPI clock high ⁽¹⁾	See Figure 7-7	125			ns