

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID				W V U T S R Q P O N																M L K J I H G F E D C B A																
Reset 0x00000000				0 0																																
ID	R/W	Field	Value ID	Value	Description																															
Q	RW	CCAIDLE W1S	Disabled	0	Read: Disabled																															
			Enabled	1	Read: Enabled																															
			Write '1' to enable interrupt for event CCAIDLE																																	
			Set	1	Enable																															
			Disabled	0	Read: Disabled																															
			Enabled	1	Read: Enabled																															
			Write '1' to enable interrupt for event CCABUSY																																	
			Set	1	Enable																															
R	RW	CCABUSY W1S	Disabled	0	Read: Disabled																															
			Enabled	1	Read: Enabled																															
			Write '1' to enable interrupt for event CCABUSY																																	
			Set	1	Enable																															
S	RW	CCASTOPPED W1S	Disabled	0	Read: Disabled																															
			Enabled	1	Read: Enabled																															
			Write '1' to enable interrupt for event CCASTOPPED																																	
			Set	1	Enable																															
T	RW	RATEBOOST W1S	Disabled	0	Read: Disabled																															
			Enabled	1	Read: Enabled																															
			Write '1' to enable interrupt for event RATEBOOST																																	
			Set	1	Enable																															
U	RW	MHRMATCH W1S	Disabled	0	Read: Disabled																															
			Enabled	1	Read: Enabled																															
			Write '1' to enable interrupt for event MHRMATCH																																	
			Set	1	Enable																															
V	RW	SYNC W1S	Disabled	0	Read: Disabled																															
			Enabled	1	Read: Enabled																															
			Write '1' to enable interrupt for event SYNC																																	
			<p>MODE=Ble_LR125Kbit, Ble_LR500Kbit, or leee802154_250Kbit: A possible preamble has been received. However, due to the sporadic reception of noise, this event can be falsely triggered.</p> <p>For MODE=Nrf_1Mbit, Nrf_2Mbit, Ble_1Mbit, or Ble_2Mbit: A possible preamble and the first two bytes of the address field has been received. The event can be generated falsely also in this mode.</p> <p>It is also possible that the event is not generated, or not generated before the ADDRESS event.</p>																																	
W	RW	CTEPRESENT W1S	Disabled	0	Read: Disabled																															
			Enabled	1	Read: Enabled																															
			Write '1' to enable interrupt for event CTEPRESENT																																	
			Set	1	Enable																															