

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
ID			V U T S R Q P O N M L K J I H G F E D C B A																																			
Reset 0x00000000			0 0																																			
ID	R/W	Field	Value ID	Value	Description																																	
H	RW	CH0LIMITL W1C	Enabled	1	Read: Enabled																																	
					Write '1' to disable interrupt for event CH0LIMITL																																	
			Clear	1	Disable																																	
			Disabled	0	Read: Disabled																																	
			Enabled	1	Read: Enabled																																	
			I	RW	CH1LIMITH W1C			Write '1' to disable interrupt for event CH1LIMITH																														
						Clear	1	Disable																														
						Disabled	0	Read: Disabled																														
Enabled	1	Read: Enabled																																				
J	RW	CH1LIMITL W1C			Write '1' to disable interrupt for event CH1LIMITL																																	
			Clear	1	Disable																																	
			Disabled	0	Read: Disabled																																	
			Enabled	1	Read: Enabled																																	
K	RW	CH2LIMITH W1C			Write '1' to disable interrupt for event CH2LIMITH																																	
			Clear	1	Disable																																	
			Disabled	0	Read: Disabled																																	
			Enabled	1	Read: Enabled																																	
L	RW	CH2LIMITL W1C			Write '1' to disable interrupt for event CH2LIMITL																																	
			Clear	1	Disable																																	
			Disabled	0	Read: Disabled																																	
			Enabled	1	Read: Enabled																																	
M	RW	CH3LIMITH W1C			Write '1' to disable interrupt for event CH3LIMITH																																	
			Clear	1	Disable																																	
			Disabled	0	Read: Disabled																																	
			Enabled	1	Read: Enabled																																	
N	RW	CH3LIMITL W1C			Write '1' to disable interrupt for event CH3LIMITL																																	
			Clear	1	Disable																																	
			Disabled	0	Read: Disabled																																	
			Enabled	1	Read: Enabled																																	
O	RW	CH4LIMITH W1C			Write '1' to disable interrupt for event CH4LIMITH																																	
			Clear	1	Disable																																	
			Disabled	0	Read: Disabled																																	
			Enabled	1	Read: Enabled																																	
P	RW	CH4LIMITL W1C			Write '1' to disable interrupt for event CH4LIMITL																																	
			Clear	1	Disable																																	
			Disabled	0	Read: Disabled																																	
			Enabled	1	Read: Enabled																																	
Q	RW	CH5LIMITH W1C			Write '1' to disable interrupt for event CH5LIMITH																																	
			Clear	1	Disable																																	
			Disabled	0	Read: Disabled																																	