

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																															A	
Reset 0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
ID	R/W	Field	Value ID	Value	Description																											
A	R	SLEEPSTATE			Reflects the sleep state during automatic collision resolution. Set to IDLE by a GOIDLE task. Set to SLEEP_A when a valid SLEEP_REQ frame is received or by a GOSLEEP task.																											
		Idle	0		State is IDLE.																											
		SleepA	1		State is SLEEP_A.																											

8.13.14.55 FIELDPRESENT

Address offset: 0x43C

Indicates the presence or not of a valid field

8.13.14.56 FRAMEDELAYMIN

Address offset: 0x504

Minimum frame delay

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																																
Reset 0x00000480	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	
ID	R/W	Field	Value	ID	Value	Description																										
A	RW	FRAMEDELAYMIN				Minimum frame delay in number of 13.56 MHz clock cycles																										

8.13.14.57 FRAMEDELAYMAX

Address offset: 0x508

Maximum frame delay

8 13 14 58 EBAMEDEI AYMODE

Address offset: 0x50C

Configuration register for the Frame Delay Timer