

**Table 8-38. TIMER2\_CONFIG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	TIMER2_ON_WIDTH	R/W	0b	<p>Sets the high side switch on time (ms) for timer 2</p> <p>0000b = Off (HSS is high impedance)</p> <p>0001b = 0.1</p> <p>0010b = 0.3</p> <p>0011b = 0.5</p> <p>0100b = 1</p> <p>0101b = 10</p> <p>0110b = 20</p> <p>0111b = 30</p> <p>1000b = 40</p> <p>1001b = 50</p> <p>1010b = 60</p> <p>1011b = 80</p> <p>1100b = 100</p> <p>1101b = 150</p> <p>1110b = 200</p> <p>1111b = On (HSS is on 100%)</p> <hr/> <p><b>Note</b></p> <p>NOTE: <math>t_{WK\_CYC}</math> which is set by <math>t_{WK\_CYC\_SET}</math> works with these times to determine if a state change has taken place on the WAKE pin. When <math>t_{WK\_CYC}</math> is set at 65 <math>\mu</math>s the 100 <math>\mu</math>s on width time cannot be used.</p>
3	TIMER2_RSVD	R	0b	Reserved
2-0	TIMER2_PERIOD	R/W	0b	<p>Sets the timer period (ms) for timer 2</p> <p>000b = 10</p> <p>001b = 20</p> <p>010b = 50</p> <p>011b = 100</p> <p>100b = 200</p> <p>101b = 500</p> <p>110b = 1000</p> <p>111b = 2000</p>

**8.6.29 RSRT\_CNTR (Address = 28h) [reset = 40h]**

RSRT\_CNTR is shown in Figure 8-83 and described in Table 8-39

Return to [Summary Table](#).

Restart mode counter set and counter. Determines the number of times the device has entered restart mode and when it will transition to sleep mode once programmed counter value has been reached. Counter should be reset often to avoid this transition.

**Figure 8-83. RSRT\_CNTR Register**

7	6	5	4	3	2	1	0
RSRT_CNTR_SEL				RSRT_CNTR			
R/W-4h				R/W1C-0h			

**Table 8-39. RSRT\_CNTR Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	RSRT_CNTR_SEL	R/W	4h	Selects the number of times the device can enter restart mode prior to device entering sleep mode. Range is 0-15, representing entering restart mode 1-16 times.
3-0	RSRT_CNTR	R/W1C	0h	Provides the number of times the device has entered restart mode and should be cleared prior to reaching the RSRT_CNTR_SEL value