

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																																		
ID				N M L K J I H G F E																D C												B					A	
Reset 0x00000000				0 0																																		
ID	R/W	Field	Value ID	Value	Description																																	
			Clear	1	Disable																																	
			Disabled	0	Read: Disabled																																	
			Enabled	1	Read: Enabled																																	
C	RW	WRITE W1C			Write '1' to disable interrupt for event <a href="#">WRITE</a>																																	
			Clear	1	Disable																																	
			Disabled	0	Read: Disabled																																	
			Enabled	1	Read: Enabled																																	
D	RW	READ W1C			Write '1' to disable interrupt for event <a href="#">READ</a>																																	
			Clear	1	Disable																																	
			Disabled	0	Read: Disabled																																	
			Enabled	1	Read: Enabled																																	
E	RW	DMARXEND W1C			Write '1' to disable interrupt for event <a href="#">DMARXEND</a>																																	
			Clear	1	Disable																																	
			Disabled	0	Read: Disabled																																	
			Enabled	1	Read: Enabled																																	
F	RW	DMARXREADY W1C			Write '1' to disable interrupt for event <a href="#">DMARXREADY</a>																																	
			Clear	1	Disable																																	
			Disabled	0	Read: Disabled																																	
			Enabled	1	Read: Enabled																																	
G	RW	DMARXBUSERERROR W1C			Write '1' to disable interrupt for event <a href="#">DMARXBUSERERROR</a>																																	
					When this event is generated, the address which caused the error can be read from the <a href="#">BUSERERRORADDRESS</a> register.																																	
			Clear	1	Disable																																	
			Disabled	0	Read: Disabled																																	
			Enabled	1	Read: Enabled																																	
H-K	RW	DMARXMATCH[i] (i=0..3) W1C			Write '1' to disable interrupt for event <a href="#">DMARXMATCH[i]</a>																																	
			Clear	1	Disable																																	
			Disabled	0	Read: Disabled																																	
			Enabled	1	Read: Enabled																																	
L	RW	DMATXEND W1C			Write '1' to disable interrupt for event <a href="#">DMATXEND</a>																																	
			Clear	1	Disable																																	
			Disabled	0	Read: Disabled																																	
			Enabled	1	Read: Enabled																																	
M	RW	DMATXREADY W1C			Write '1' to disable interrupt for event <a href="#">DMATXREADY</a>																																	
			Clear	1	Disable																																	
			Disabled	0	Read: Disabled																																	
			Enabled	1	Read: Enabled																																	
N	RW	DMATXBUSERERROR W1C			Write '1' to disable interrupt for event <a href="#">DMATXBUSERERROR</a>																																	
					When this event is generated, the address which caused the error can be read from the <a href="#">BUSERERRORADDRESS</a> register.																																	
			Clear	1	Disable																																	
			Disabled	0	Read: Disabled																																	
			Enabled	1	Read: Enabled																																	