

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				R Q P O N M L K J I H G F E D C B A																															
Reset 0x00000000				0 0																															
ID	R/W	Field	Value ID	Value	Description																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
						Write '1' to enable interrupt for event LOOPSDONE																													
						This event triggers after the last SEQ[1] completion of the loop, and only if looping was enabled (LOOP > 0) when the sequence playback was started.																													
			Set	1	Enable																														
G	RW	LOOPSDONE W1S	Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
			Set	1	Enable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
H	RW	RAMUNDERFLOW W1S				Write '1' to enable interrupt for event RAMUNDERFLOW																													
			Set	1	Enable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
I	RW	DMASEQ0END W1S				Write '1' to enable interrupt for event DMASEQ0END																													
			Set	1	Enable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
J	RW	DMASEQ0READY W1S				Write '1' to enable interrupt for event DMASEQ0READY																													
			Set	1	Enable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
K	RW	DMASEQ0BUSERROR W1S				Write '1' to enable interrupt for event DMASEQ0BUSERROR																													
						When this event is generated, the address which caused the error can be read from the BUSERRORADDRESS register.																													
			Set	1	Enable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
L	RW	DMASEQ1END W1S				Write '1' to enable interrupt for event DMASEQ1END																													
			Set	1	Enable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
M	RW	DMASEQ1READY W1S				Write '1' to enable interrupt for event DMASEQ1READY																													
			Set	1	Enable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
N	RW	DMASEQ1BUSERROR W1S				Write '1' to enable interrupt for event DMASEQ1BUSERROR																													
						When this event is generated, the address which caused the error can be read from the BUSERRORADDRESS register.																													
			Set	1	Enable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
O-R	RW	COMPAREMATCH[i] (i=0..3) W1S				Write '1' to enable interrupt for event COMPAREMATCH[i]																													
			Set	1	Enable																														
			Disabled	0	Read: Disabled																														