

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																										A	A	A				
Reset	0x00000003																									0	0	0	1	1		
ID	R/W	Field																									Description					
A	RW	FIFOTHRESHOLD																									FIFO level threshold below which the module leaves the idle state to refill the FIFO. Expressed in number of 128bit blocks.					
																											After a FIFO read, the RNG will start refilling the FIFO if FIFOLEVEL is smaller than (FIFOTHRESHOLD + 1) * 4					

#### 7.8.1.7.27 RNGCONTROL.FIFODEPTH

Address offset: 0x100C

FIFO depth register.

#### 7.8.1.7.28 RNGCONTROL.KEY[n] (n=0..3)

Address offset:  $0x1010 + (n \times 0x4)$

## Key register.

128-bit AES key used for conditioning

Note: Byte 0 of Key0 is the MSB and byte 3 of Key3 is the LSB.

### 7.8.1.7.29 RNGCONTROL.TESTDATA

Address offset: 0x1020

## Test data register.

This register is used to feed known data to the conditioning function or to the continuous tests. When one word is written into this register, the 32-bit are sent to those modules. Since some time is needed for processing, there is one busy flag (TESTDATABUSY in the STATUS register) going high as soon as data is written, and going low when the next word can be written. Write access to this register is ignored when CONTROL.TESTEN is 0. Test data written through this interface is expected to be a multiple of 128 bits.