

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0								
ID				P				O				N				M																L	K	J	I	H	G	F	E	D	C	B	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0						
ID	R/W	Field	Value ID	Value				Description																																			
			Pending	1				Read: Pending																																			

### 8.10.7.21 INTEN1

Address offset: 0x310

Enable or disable interrupt

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0									
ID				P				O	N				M																				L	K	J	I	H	G	F	E	D	C	B	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0							
ID	R/W	Field	Value ID	Value				Description																																				
A-L	RW	COMPARE[i] (i=0..11)						Enable or disable interrupt for event COMPARE[i]																																				
			Disabled	0				Disable																																				
			Enabled	1				Enable																																				
M	RW	RTCOMPARESYNC						Enable or disable interrupt for event RTCOMPARESYNC																																				
			Disabled	0				Disable																																				
			Enabled	1				Enable																																				
N	RW	PWMPERIODEND						Enable or disable interrupt for event PWMPERIODEND																																				
			Disabled	0				Disable																																				
			Enabled	1				Enable																																				
O	RW	PWMREADY						Enable or disable interrupt for event PWMREADY																																				
			Disabled	0				Disable																																				
			Enabled	1				Enable																																				
P	RW	CLKOUTREADY						Enable or disable interrupt for event CLKOUTREADY																																				
			Disabled	0				Disable																																				
			Enabled	1				Enable																																				

### 8.10.7.22 INTENSET1

Address offset: 0x314

Enable interrupt

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				P O N M																L K J I H G F E D C B A															
Reset 0x00000000				0 0																															
ID	R/W	Field	Value ID	Value		Description																													
A-L	RW	COMPARE[i] (i=0..11)		Write '1' to enable interrupt for event COMPARE[i]																															
			W1S																																
			Set	1	Enable																														
			Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																															
M	RW	RTCOMPARESYNC		Write '1' to enable interrupt for event RTCOMPARESYNC																															
			W1S																																
			Set	1	Enable																														
			Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																															
N	RW	PWMPERIODEND		Write '1' to enable interrupt for event PWMPERIODEND																															
			W1S																																
		Set	1	Enable																															