

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ID				B																								A				A	A	A	A	A	A	A
Reset 0x00000000				0																																		
ID	R/W	Field	Value ID	Value		Description																																
A	RW	CHIDX		[0..255]		DPPI channel that event ADDRESS will publish to																																
B	RW	EN																																				
			Disabled	0	Disable publishing																																	
			Enabled	1	Enable publishing																																	

#### 8.17.14.66 PUBLISH\_FRAMESTART

Address offset: 0x310

Publish configuration for event **FRAMESTART**

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				B A																															

#### 8.17.14.67 PUBLISH\_PAYLOAD

Address offset: 0x314

Publish configuration for event **PAYLOAD**

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0												
ID				B																								A				A				A				A				A			
Reset 0x00000000				0																																											
ID	R/W	Field	Value ID	Value				Description																																							
A	RW	CHIDX		[0..255]				DPPI channel that event <b>PAYLOAD</b> will publish to																																							
B	RW	EN																																													
			Disabled	0				Disable publishing																																							
			Enabled	1				Enable publishing																																							

#### 8.17.14.68 PUBLISH\_END

Address offset: 0x318

Publish configuration for event **END**

In TX: Last byte to be transmitted has been fetched from RAM

In RX: Last byte received on air has been stored to RAM