

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
ID				N										M	L	K	J	I	H	G	F	E	D					C	B										A		
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
ID	R/W	Field	Value ID	Value		Description																																			
L	RW	DMATXEND	Disabled	0		Disable																																			
			Enabled	1		Enable																																			
			Enable or disable interrupt for event <a href="#">DMATXEND</a>																																						
M	RW	DMATXREADY	Disabled	0		Disable																																			
			Enabled	1		Enable																																			
			Enable or disable interrupt for event <a href="#">DMATXREADY</a>																																						
N	RW	DMATXBUSERROR	Disabled	0		Disable																																			
			Enabled	1		Enable																																			
			Enable or disable interrupt for event <a href="#">DMATXBUSERROR</a>																																						
When this event is generated, the address which caused the error can be read from the <a href="#">BUSERRORADDRESS</a> register.																																									

## 8.24.10.25 INTENSET

Address offset: 0x304

Enable interrupt

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				N M L K J I H G F E																D C		B										A			
Reset 0x00000000				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																															
ID	R/W	Field	Value ID	Value	Description																														
A	RW	STOPPED W1S			Write '1' to enable interrupt for event <span>STOPPED</span>																														
			Set	1	Enable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
B	RW	ERROR W1S			Write '1' to enable interrupt for event <span>ERROR</span>																														
			Set	1	Enable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
C	RW	WRITE W1S			Write '1' to enable interrupt for event <span>WRITE</span>																														
			Set	1	Enable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
D	RW	READ W1S			Write '1' to enable interrupt for event <span>READ</span>																														
			Set	1	Enable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
E	RW	DMARXEND W1S			Write '1' to enable interrupt for event <span>DMARXEND</span>																														
			Set	1	Enable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														