

Individual bits are cleared by writing a '1' to the bits that shall be cleared.

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																																				
ID				B A																																				
Reset 0x00000000				0 0																																				
ID	R/W	Field	Value ID	Value	Description																																			
A	RW	OVERREAD			TX buffer over-read detected, and prevented																																			
			NotPresent	0	Read: error not present																																			
			Present	1	Read: error present																																			
			Clear	1	Write: clear error on writing '1'																																			
B	RW	OVERFLOW			RX buffer overflow detected, and prevented																																			
			NotPresent	0	Read: error not present																																			
			Present	1	Read: error present																																			
			Clear	1	Write: clear error on writing '1'																																			

8.20.7.18 ENABLE

Address offset: 0x500

Enable SPI slave

Bit number					31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID					A A A A																															
Reset 0x00000000					0 0																															
ID	R/W	Field	Value ID	Value	Description																															
A	RW	ENABLE			Enable or disable SPI slave																															
			Disabled	0	Disable SPI slave																															
			Enabled	2	Enable SPI slave																															

8.20.7.19 CONFIG

Address offset: 0x554

Configuration register

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				C B A																															
Reset 0x00000000				0 0																															
ID	R/W	Field	Value ID	Value	Description																														
A	RW	ORDER			Bit order																														
			MsbFirst	0	Most significant bit shifted out first																														
			LsbFirst	1	Least significant bit shifted out first																														
B	RW	CPHA			Serial clock (SCK) phase																														
			Leading	0	Sample on leading edge of clock, shift serial data on trailing edge																														
			Trailing	1	Sample on trailing edge of clock, shift serial data on leading edge																														
C	RW	CPOL			Serial clock (SCK) polarity																														
			ActiveHigh	0	Active high																														
			ActiveLow	1	Active low																														

8.20.7.20 DEF

Address offset: 0x55C

Default character. Character clocked out in case of an ignored transaction.