

- (10) ISO 17987 does not have a low battery specification. Using the ISO 17987 loads these low battery duty cycle parameters are covered for  $t_{BIT}$  values of 50  $\mu$ s and 96  $\mu$ s

## 6.8 AC Switching Characteristics

parameters valid over  $-40^{\circ}\text{C} \leq T_J \leq 150^{\circ}\text{C}$  range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Device Switching Characteristics</b>					
$t_{rx\_pdf}$	Receiver rising/falling propagation delay time (ISO/DIS 17987 Param 31)			6	$\mu\text{s}$
$t_{rs\_sym}$	Symmetry of receiver propagation delay time Receiver rising propagation delay time (ISO/DIS 17987 Param 32)	Rising edge with respect to falling edge, ( $t_{rx\_sym} = t_{rx\_pdf} - t_{rx\_pdr}$ ), $R_{RXD} = 2.4 \text{ k}\Omega$ , $C_{RXD} = 20 \text{ pF}$ (See <a href="#">Figure 7-3</a> , <a href="#">Figure 7-4</a> )	-2	2	$\mu\text{s}$
$t_{LINBUS}$	LIN wakeup time (minimum dominant time on LIN bus for wakeup)	See <a href="#">Figure 7-6</a> , <a href="#">Figure 8-11</a> and <a href="#">Figure 8-12</a>	25	100	150
$t_{CLEAR}$	Time to clear false wakeup prevention logic if LIN bus had a bus stuck dominant fault (recessive time on LIN bus to clear bus stuck dominant fault)	See <a href="#">Figure 8-12</a>	10	60	$\mu\text{s}$
$t_{TXD\_DTO}$	Dominant state time out		20	45	80
$t_{EN}$	Enable pin deglitch time	Time enable pin state change before initiating mode change or sampling TXD pin	3	12	$\mu\text{s}$
$t_{MODE\_CHANGE}$	Mode change delay time	Time to change from normal mode to sleep mode through EN pin: See <a href="#">Figure 7-5</a>		100	$\mu\text{s}$
$t_{DETECT}$	Time to detect Pin vs SPI and I/O voltage level at power up <sup>(1)</sup>	Time from coming out of $UV_{CC}$ and device determines these states		2	$\mu\text{s}$
$t_{DET\_INH}$	Time to detect which output INH or WKQR at power up	Time from coming out of $UV_{CC}$ and device determines these states		25	$\mu\text{s}$
$t_{NOMINIT}$	Normal mode initialization time	Time for normal mode to initialize and data on RXD pin to be valid, includes $t_{MODE\_CHANGE}$ for standby mode to normal mode See <a href="#">Figure 7-5</a>		45	$\mu\text{s}$
$t_{RSTN\_act}$	Time required for $V_{CC} \geq UV_{CC}$ to leave Restart mode	$V_{CC} \geq UV_{CC}$	1.5	2	2.5
$t_{nRSTIN}$	Input pulse required on the nRST pin to recognize a device reset.		120		$\mu\text{s}$
$t_{nRST\_TOG}$	nRST pin output toggle high to low to high time	reg 29h[5] = 0 (Default value in SPI control. Value in pin control except for watchdog failure.)	1.5	2	2.5
		reg 29h[5] = 1 (Value in pin control for watchdog failure.)	10	15	20
$t_{INITWD}$	Initial long watchdog window time required to trigger first watchdog input trigger when entering Standby mode or Normal mode	WDI input trigger or SPI write command	150	200	ms
$t_{INACT\_FS}$	Timer for inactivity coming out of sleep mode and when coming out of failsafe mode to determine if caused event has been cleared <sup>(1)</sup>	Default values and can be programmed to different values in SPI control.	4	5	6
$t_{PWRUP}$	Time from $V_{SUP}$ exceeding $UV_{SUP}$ until INH active	$V_{CC} > UV_{CC}$ , INH = $V_{SUP}$ , $V_{CC}$ load of 50 mA @ 22 $\mu\text{F}$ capacitance		3	ms
	Time from $V_{SUP}$ exceeding $UV_{SUP}$ and $V_{CC}$ exceeding $UV_{CC}$ until WKQR active	$V_{CC} > UV_{CC}$ , WKQR = $V_{CC}$ , $V_{CC}$ load of 50 mA @ 22 $\mu\text{F}$ capacitance		3	ms
$t_{TOGGLE}$	RXD pulse width when waking from sleep mode	register 'h12[2] = 1	5	15	$\mu\text{s}$
$t_{UVFLTR}$	Undervoltage detection delay time for $V_{CC}$		3	4	ms
$t_{VSC}$	Short to ground on VCC detection delay time		75	100	130
$t_{LDOON}$	Time LDO is on to determine if a short circuit event is present after a previous uncleared detection		2	3	ms
$t_{MODE\_STBY\_NOM}$	Standby to normal mode change time based upon SPI write			70	$\mu\text{s}$
$t_{MODE\_NOM\_SLP}$	SPI write to go to sleep from normal	Time from SPI sleep command where LIN transceiver is off and RXD doesn't reflect the LIN bus		200	$\mu\text{s}$