

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			R Q P O N M L K J I H																G				F				E D C				B A			
Reset 0x00000000			0 0																															
ID	R/W	Field	Value ID	Value	Description																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
						Write '1' to enable interrupt for event TXSTOPPED																												
			Set	1	Enable																													
G	RW	TXSTOPPED	Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
						Write '1' to enable interrupt for event DMARXEND																												
			Set	1	Enable																													
H	RW	DMARXEND	Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
						Write '1' to enable interrupt for event DMARXREADY																												
			Set	1	Enable																													
I	RW	DMARXREADY	Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
						Write '1' to enable interrupt for event DMARXBUSERROR																												
			Set	1	Enable																													
J	RW	DMARXBUSERROR	Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
						When this event is generated, the address which caused the error can be read from the BUSERRORADDRESS register.																												
			Set	1	Enable																													
K-N	RW	DMARXMATCH[i] (i=0..3)	Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
						Write '1' to enable interrupt for event DMATXEND																												
			Set	1	Enable																													
O	RW	DMATXEND	Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
						Write '1' to enable interrupt for event DMATXREADY																												
			Set	1	Enable																													
P	RW	DMATXREADY	Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
						Write '1' to enable interrupt for event DMATXBUSERROR																												
			Set	1	Enable																													
Q	RW	DMATXBUSERROR	Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
						When this event is generated, the address which caused the error can be read from the BUSERRORADDRESS register.																												
			Set	1	Enable																													
R	RW	FRAMETIMEOUT	Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
						Write '1' to enable interrupt for event FRAMETIMEOUT																												
			Set	1	Enable																													