

| Register | Offset | TZ | Description |
|---------------|--------|----|--|
| TRCPDSR | 0x314 | | Indicates the power down status of the ETM. |
| TRCITATBIDR | 0xEE4 | | Sets the state of output pins. |
| TRCITIATBINR | 0xEF4 | | Reads the state of the input pins. |
| TRCITIATBOUTr | 0xEFC | | Sets the state of the output pins. |
| TRCITCTRL | 0xF00 | | Enables topology detection or integration testing, by putting ETM-M33 into integration mode. |
| TRCCLAIMSET | 0xFA0 | | Sets bits in the claim tag and determines the number of claim tag bits implemented. |
| TRCCLAIMCLR | 0xFA4 | | Clears bits in the claim tag and determines the current value of the claim tag. |
| TRCAUTHSTATUS | 0xFB8 | | Indicates the current level of tracing permitted by the system |
| TRCDEVARCH | 0xFBC | | The TRCDEVARCH identifies ETM-M33 as an ETMv4.2 component |
| TRCDEVTYPE | 0xFCC | | Controls the single-shot comparator. |
| TRCPIDR[n] | 0xFD0 | | Coresight peripheral identification registers. |
| TRCIDR[n] | 0xFF0 | | Coresight component identification registers. |

9.8.1.1 TRCPRGCTLR

Address offset: 0x004

Enables the trace unit.

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------------|-----|-------|----------|---|--|---|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|
| Bit number | | | | 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| ID | | | | A | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Reset 0x00000000 | | | | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| ID | R/W | Field | Value ID | Value | | Description | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| A | RW | EN | | | | Trace unit enable bit | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | Disabled | 0 | | The trace unit is disabled. All trace resources are inactive and no trace is generated. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | Enabled | 1 | | The trace unit is enabled. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

9.8.1.2 TRCPROCSELR

Address offset: 0x008

Controls which PE to trace.

Might ignore writes when the trace unit is enabled or not idle.

Before writing to this register, ensure that TRCSTATR.IDLE == 1 so that the trace unit can synchronize with the chosen PE.

Implemented if TRCIDR3.NUMPROC is greater than zero.

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------------|-----|---------|----------|-------|--|--|--|--|--|----|----|----|----|---|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Bit number | | | | | | | | | | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| ID | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | A | | | | | | | | | | A | A | A | A | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Reset 0x00000000 | | | | | | | | | | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| ID | R/W | Field | Value ID | Value | | | | | | | | | | Description | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| A | RW | PROCSEL | | | | | | | | | | | | PE select bits that select the PE to trace. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

9.8.1.3 TRCSTATR

Address offset: 0x00C

Idle status bit