

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID	B	A A A A A A A A			
<b>Reset 0x00000000</b>		<b>0 0</b>			
ID	R/W	Field	Value ID	Value	Description
A	RW	CHIDX		[0..255]	DPPI channel that event <a href="#">ERROR</a> will publish to
B	RW	EN			
		Disabled	0		Disable publishing
		Enabled	1		Enable publishing

## 8.24.10.20 PUBLISH\_WRITE

Address offset: 0x1BC

Publish configuration for event [WRITE](#)

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID	B	A A A A A A A A			
<b>Reset 0x00000000</b>		<b>0 0</b>			
ID	R/W	Field	Value ID	Value	Description
A	RW	CHIDX		[0..255]	DPPI channel that event <a href="#">WRITE</a> will publish to
B	RW	EN			
		Disabled	0		Disable publishing
		Enabled	1		Enable publishing

## 8.24.10.21 PUBLISH\_READ

Address offset: 0x1C0

Publish configuration for event [READ](#)

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID	B	A A A A A A A A			
<b>Reset 0x00000000</b>		<b>0 0</b>			
ID	R/W	Field	Value ID	Value	Description
A	RW	CHIDX		[0..255]	DPPI channel that event <a href="#">READ</a> will publish to
B	RW	EN			
		Disabled	0		Disable publishing
		Enabled	1		Enable publishing

## 8.24.10.22 PUBLISH\_DMA

Publish configuration for events

### 8.24.10.22.1 PUBLISH\_DMA.RX

Publish configuration for events

#### 8.24.10.22.1.1 PUBLISH\_DMA.RX.END

Address offset: 0x1CC

Publish configuration for event [END](#)