

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID		C B A			
Reset 0x00000000		0 0			
ID	R/W	Field	Value ID	Value	Description
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
B	RW	SLEEPENTER			Write '1' to disable interrupt for event SLEEPENTER
		W1C			
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
C	RW	SLEEPEXIT			Write '1' to disable interrupt for event SLEEPEXIT
		W1C			
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

5.6.1.13 GPREGRET[n] (n=0..1) (Retained)

Address offset: 0x500 + (n × 0x4)

General purpose retention register

This register is retained.

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID		A A A A A A A A			
Reset 0x00000000		0 0			
ID	R/W	Field	Value ID	Value	Description
A	RW	GPREGRET			General purpose retention register
					This register is retained

5.6.1.14 CONSTLATSTAT

Address offset: 0x520

Status of constant latency

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID		A			
Reset 0x00000000		0 0			
ID	R/W	Field	Value ID	Value	Description
A	R	STATUS			Status
			Disable	0	Constant latency disabled
			Enable	1	Constant latency enabled

5.7 REGULATORS — Regulator control

The power supply consists of a number of LDO and DC/DC regulators that maximize the system's power efficiency.

All system components are powered from the main on-chip voltage regulator, VREGMAIN. The regulator converts the voltage supplied on **VDD** to internal voltage.