

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID			R	Q	P	O	N	M	L	K	J	I	H	G	F	E	D	C	B	A														
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
ID	R/W	Field	Value ID	Value		Description																												
F	R	PWMPERIODEND		NotPending		Read pending status of interrupt for event PWMPERIODEND																												
				Pending		Read: Not pending																												
				Read: Pending																														
G	R	LOOPSDONE		Read pending status of interrupt for event LOOPSDONE																														
				This event triggers after the last SEQ[1] completion of the loop, and only if looping was enabled (LOOP > 0) when the sequence playback was started.																														
				NotPending		Read: Not pending																												
H	R	RAMUNDERFLOW		Pending		Read: Pending																												
				NotPending		Read pending status of interrupt for event RAMUNDERFLOW																												
				Read: Not pending																														
I	R	DMASEQ0END		Pending		Read pending status of interrupt for event DMASEQ0END																												
				NotPending		Read: Not pending																												
				Read: Pending																														
J	R	DMASEQ0READY		NotPending		Read pending status of interrupt for event DMASEQ0READY																												
				Pending		Read: Not pending																												
				Read: Pending																														
K	R	DMASEQ0BUSERROR		Read pending status of interrupt for event DMASEQ0BUSERROR																														
				When this event is generated, the address which caused the error can be read from the BUSERRORADDRESS register.																														
				NotPending		Read: Not pending																												
L	R	DMASEQ1END		Pending		Read pending status of interrupt for event DMASEQ1END																												
				NotPending		Read: Not pending																												
				Read: Pending																														
M	R	DMASEQ1READY		Read pending status of interrupt for event DMASEQ1READY																														
				NotPending		Read: Not pending																												
				Read: Pending																														
N	R	DMASEQ1BUSERROR		Read pending status of interrupt for event DMASEQ1BUSERROR																														
				When this event is generated, the address which caused the error can be read from the BUSERRORADDRESS register.																														
				NotPending		Read: Not pending																												
O-R	R	COMPAREMATCH[i] (i=0..3)		Pending		Read pending status of interrupt for event COMPAREMATCH[i]																												
				NotPending		Read: Not pending																												
				Read: Pending																														

8.15.5.28 ENABLE

Address offset: 0x500

PWM module enable register