

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0									
ID				P				O	N				M																				L	K	J	I	H	G	F	E	D	C	B	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0							
ID	R/W	Field	Value ID	Value	Description																																							
O	RW	PWMREADY W1S	Disabled	0	Read: Disabled																																							
			Enabled	1	Read: Enabled																																							
						Write '1' to enable interrupt for event <a href="#">PWMREADY</a>																																						
			Set	1	Enable																																							
			Disabled	0	Read: Disabled																																							
P	RW	CLKOUTREADY W1S	Enabled	1	Read: Enabled																																							
						Write '1' to enable interrupt for event <a href="#">CLKOUTREADY</a>																																						
			Set	1	Enable																																							
			Disabled	0	Read: Disabled																																							
			Enabled	1	Read: Enabled																																							

### 8.10.7.23 INTENCLR1

Address offset: 0x318

Disable interrupt

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			P O N M				L K J I H G F E D C B A																											
Reset 0x00000000			0 0																															
ID	R/W	Field	Value ID	Value	Description																													
A-L	RW	COMPARE[i] (i=0..11) W1C			Write '1' to disable interrupt for event COMPARE[i]																													
			Clear	1	Disable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
M	RW	RTCOMPARESYNC W1C			Write '1' to disable interrupt for event RTCOMPARESYNC																													
			Clear	1	Disable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
N	RW	PWMPERIODEND W1C			Write '1' to disable interrupt for event PWMPERIODEND																													
			Clear	1	Disable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
O	RW	PWMREADY W1C			Write '1' to disable interrupt for event PWMREADY																													
			Clear	1	Disable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
P	RW	CLKOUTREADY W1C			Write '1' to disable interrupt for event CLKOUTREADY																													
			Clear	1	Disable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													