

Register	Offset	TZ	Description
TRCSTALLCLR	0x2C		<p>Enables trace unit functionality that prevents trace unit buffer overflows.</p> <p>Might ignore writes when the trace unit is enabled or not idle.</p>
TRCTSCLR	0x30		<p>Must be programmed if TRCIDR3.STALLCTL == 1.</p> <p>Controls the insertion of global timestamps in the trace streams.</p> <p>When the selected event is triggered, the trace unit inserts a global timestamp into the trace streams.</p> <p>Might ignore writes when the trace unit is enabled or not idle.</p>
TRCSYNCPR	0x34		<p>Must be programmed if TRCCONFIGR.TS == 1.</p> <p>Controls how often trace synchronization requests occur.</p> <p>Might ignore writes when the trace unit is enabled or not idle.</p> <p>If writes are permitted then the register must be programmed.</p>
TRCCCCLR	0x38		<p>Sets the threshold value for cycle counting.</p> <p>Might ignore writes when the trace unit is enabled or not idle.</p> <p>Must be programmed if TRCCONFIGR.CCI==1.</p>
TRCBBCCLR	0x3C		<p>Controls which regions in the memory map are enabled to use branch broadcasting.</p> <p>Might ignore writes when the trace unit is enabled or not idle.</p> <p>Must be programmed if TRCCONFIGR.BB == 1.</p>
TRCTRAEIDR	0x40		<p>Sets the trace ID for instruction trace. If data trace is enabled then it also sets the trace ID for data trace, to (trace ID for instruction trace) + 1.</p> <p>This register must always be programmed as part of trace unit initialization.</p> <p>Might ignore writes when the trace unit is enabled or not idle.</p>
TRCQCLR	0x44		<p>Controls when Q elements are enabled.</p> <p>Might ignore writes when the trace unit is enabled or not idle.</p> <p>This register must be programmed if it is implemented and TRCCONFIGR.QE is set to any value other than 0b00.</p>
TRCVICTLR	0x080		<p>Controls instruction trace filtering.</p> <p>Might ignore writes when the trace unit is enabled or not idle.</p> <p>Only returns stable data when TRCSTATR.PMSTABLE == 1.</p> <p>Must be programmed, particularly to set the value of the SSSTATUS bit, which sets the state of the start/stop logic.</p>
TRCVIIECLR	0x084		<p>ViewInst exclude control.</p> <p>Might ignore writes when the trace unit is enabled or not idle.</p> <p>This register must be programmed when one or more address comparators are implemented.</p>
TRCVISSCLR	0x088		<p>Use this to set, or read, the single address comparators that control the ViewInst start/stop logic. The start/stop logic is active for an instruction which causes a start and remains active up to and including an instruction which causes a stop, and then the start/stop logic becomes inactive.</p> <p>Might ignore writes when the trace unit is enabled or not idle.</p> <p>If implemented then this register must be programmed.</p>
TRCVIPCSSCLR	0x08C		<p>Use this to set, or read, which PE comparator inputs can control the ViewInst start/stop logic.</p> <p>Might ignore writes when the trace unit is enabled or not idle.</p> <p>If implemented then this register must be programmed.</p>