

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID		A A A A A A A			
<b>Reset 0x00000028</b>		<b>0 1 0 1 0 0 0</b>			
ID	R/W	Field	Value ID	Value	Description
A	RW	GAINR			Right output gain adjustment, in 0.5 dB steps, around the default module gain (see electrical parameters)
		MinGain	0x00		-20 dB gain adjustment (minimum)
		DefaultGain	0x28		0 dB gain adjustment
		MaxGain	0x50		+20 dB gain adjustment (maximum)

### 8.14.7.21 RATIO

Address offset: 0x520

Selects the decimation ratio between PDM\_CLK and output sample rate.

Change PRESCALER accordingly.

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID		A A A			
<b>Reset 0x00000002</b>		<b>0 1 0</b>			
ID	R/W	Field	Value ID	Value	Description
A	RW	RATIO			Selects the decimation ratio between PDM_CLK and output sample rate
		Ratio32	0		Ratio of 32
		Ratio48	1		Ratio of 48
		Ratio50	2		Ratio of 50
		Ratio64	3		Ratio of 64
		Ratio80	4		Ratio of 80
		Ratio96	5		Ratio of 96
		Ratio100	6		Ratio of 100
		Ratio128	7		Ratio of 128

### 8.14.7.22 PSEL.CLK

Address offset: 0x540

Pin number configuration for PDM CLK signal

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID		C B B B A A A A			
<b>Reset 0xFFFFFFF</b>		<b>1 1</b>			
ID	R/W	Field	Value ID	Value	Description
A	RW	PIN	[0..31]		Pin number
B	RW	PORT	[0..7]		Port number
C	RW	CONNECT			Connection
		Disconnected	1		Disconnect
		Connected	0		Connect

### 8.14.7.23 PSEL.DIN

Address offset: 0x544

Pin number configuration for PDM DIN signal