

8.27.5.11 NMIENSET

Address offset: 0x324

Enable interrupt

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																														B	A	
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	R/W	Field	Value ID	Value	Description																											
A	RW	TIMEOUT			Write '1' to enable interrupt for event TIMEOUT																											
W1S			Set	1	Enable																											
			Disabled	0	Read: Disabled																											
			Enabled	1	Read: Enabled																											
B	RW	STOPPED			Write '1' to enable interrupt for event STOPPED																											
W1S			Set	1	Enable																											
			Disabled	0	Read: Disabled																											
			Enabled	1	Read: Enabled																											

8.27.5.12 NMIENCLR

Address offset: 0x328

Disable interrupt