

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ID				D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	C	C	C	C		B	A			
Reset 0x00000011				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1		
ID	R/W	Field	Value	ID	Value	Description																																
			High		1	Signal is logic 1.																																
B	W1	LOCK W1S																																				
				Disabled	0	Lock disabled.																																
				Enabled	1	Lock enabled.																																
C	RW	WRITEPROTECTION																																				
						The write protection must be cleared to allow updates to the VALUE field.																																
						The write protection is cleared by writing CLEAR in a separate write operation prior to updating the VALUE and LOCK fields.																																
						The write protection is automatically enabled after the corresponding change to the VALUE field.																																
			Disabled		0x0	Read: Write protection is disabled.																																
			Enabled		0x1	Read: Write protection is enabled.																																
			Clear		0xF	Write: Value to clear write protection.																																
D	W	KEY																																				
						Required write key for upper 16 bits. Must be included in all register write operations.																																
			KEY		0x50FA	Write key value.																																

7.8.6.6.20.2 PROTECT.CRACENTAMP.STATUS

Address offset: 0x93C

Status register for CRACEN tamper detector enable signal.

Note: Unless cleared, the STATUS register will be cumulative. A field is cleared by writing '1' to it.

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	R/W	Field	Value ID	Value		Description																													
A	RW	ERROR				Error detection status.																													
		W1C																																	
			NoError	0		No error detected.																													
			Error	1		Error detected.																													

7.8.6.6.21 PROTECT.GLITCHSLOWDOMAIN

Enable slow domain glitch detectors.

7.8.6.6.21.1 PROTECT.GLITCHSLOWDOMAIN.CTRL

Address offset: 0x940

Control register for slow domain glitch detectors enable signal.

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID				D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	C	C	C	C			B	A	
Reset 0x00000011				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1
ID	R/W	Field	Value ID	Value				Description																													
A	RW	VALUE						Set value of slow domain glitch detectors enable signal.																													
			Low	0				Signal is logic 0.																													
			High	1				Signal is logic 1.																													