

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID																												D	C					B	A	
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/W	Field	Value ID	Value		Description																														
C	RW	TXPTRUPD				Enable or disable interrupt for event <a href="#">TXPTRUPD</a>																														
			Disabled	0	Disable																															
			Enabled	1	Enable																															
D	RW	FRAMESTART				Enable or disable interrupt for event <a href="#">FRAMESTART</a>																														
			Disabled	0	Disable																															
			Enabled	1	Enable																															

### 8.11.10.14 INTENSET

Address offset: 0x304

Enable interrupt

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
ID																											D	C	B			A						
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
ID	R/W	Field	Value ID	Value	Description																																	
A	RW	RXPTRUPD W1S			Write '1' to enable interrupt for event <a href="#">RXPTRUPD</a>																																	
			Set	1	Enable																																	
			Disabled	0	Read: Disabled																																	
			Enabled	1	Read: Enabled																																	
B	RW	STOPPED W1S			Write '1' to enable interrupt for event <a href="#">STOPPED</a>																																	
			Set	1	Enable																																	
			Disabled	0	Read: Disabled																																	
			Enabled	1	Read: Enabled																																	
C	RW	TXPTRUPD W1S			Write '1' to enable interrupt for event <a href="#">TXPTRUPD</a>																																	
			Set	1	Enable																																	
			Disabled	0	Read: Disabled																																	
			Enabled	1	Read: Enabled																																	
D	RW	FRAMESTART W1S			Write '1' to enable interrupt for event <a href="#">FRAMESTART</a>																																	
			Set	1	Enable																																	
			Disabled	0	Read: Disabled																																	
			Enabled	1	Read: Enabled																																	

### 8.11.10.15 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				D C B A																															
Reset 0x00000000				0 0																															
ID	R/W	Field	Value ID	Value				Description																											
A	RW	RXPTRUPD						Write '1' to disable interrupt for event <a href="#">RXPTRUPD</a>																											
	W1C																																		
			Clear	1				Disable																											