



Premptive priority: ✓

PNO	AT	PU	BT	I/O	BT	TBT	CT	TAT	WT	RT
1	0	2.	10	5	3.2	4	10	10	6	0
2	2	3 (L)	3.2	1	4	15	9	9	0	0
3	3	1 (H)	2.0	3	10	3	9	6	3	0

idle




$$\text{CPU}_{\text{idle}} = \frac{4}{15} \times 100\%$$

$$\eta = \frac{11}{15} \times 100\%$$

Completion time of  
P2 ? = 15

## multi level queue scheduling:

In some OS, a MLQ is followed. Let's see one example









$P_1$   
{  
:  
 $\rightarrow \text{Count}++ \checkmark$   
:  
}  
:

Count  
 $\boxed{5} \cancel{\times} 5$   
Shared variable  
| Count ++  
and  
| Count --  
Value should be same  $\checkmark$

$P_2$   
{  
:  
 $\checkmark \text{Count}--$   
:  
}  
:

But be cause of Preemption,  
it may not be same.

```


P1
f
:
:
Count ++
:
}

```

```

P2
{
:
:
Count --
:
}

```



$P_1: 123 | P_2 123 \rightarrow NP$

$P_1: 1 | P_2: 1 2 3 \rightarrow NP$

$P_1: ! | P_2: ! 2 3 \left\{ \begin{array}{l} P_1: 2 3 \\ R_0 = 6 \end{array} \right.$

$\cancel{R_0 = 5} \quad \cancel{R_1 = 7} \oplus$   
 $(C++ C--) \rightarrow 5$   
 $\boxed{5} \cancel{A(6)}$

Count --  $\rightarrow$   $R_1$


1)  $\text{mov } \underline{\text{count}}, R_1$   
 2)  $\underline{\text{dec }} R_1$   
 3)  $\text{mov } \underline{R_1}, \underline{\text{count}}$


$\downarrow P_2$

They may use same  
 register at diff times  
 but for simplicity lets  
 use diff registers.

Count  $\boxed{5} \cancel{6} \cancel{7} \cancel{8} \cancel{9} \cancel{10}$

$C++ C--$   $\rightarrow 5$





✓ Race Condition: The order of execution of instructions defines the result produced

Race condition causes data inconsistency.

conditions  $\rightarrow$  Race condition

1) Shared resources (like variables).

2) Preemption.

$P_1 | P_2 \quad \& \quad P_2 | P_1 \rightarrow$  No problem.

$P_1 | P_2 | P_1 | P_2 \dots \rightarrow$  May be race conditions

P<sub>1</sub>

```
{  
1 Count ++  
2  
3 Count ++  
4  
5 Count --  
6  
7  
8 Count = 10  
9  
11 Count = 20
```

P<sub>2</sub>

```
1  
2  
3 Count --  
4  
5 Count ++  
6  
7  
8 Count = 40  
9  
10 Count = 50
```


Shared variable  
→ Count

P<sub>1</sub>:  $\underbrace{3, 5, 8, 11}_{\text{critical sections}}$   
→ 4 CS


P<sub>2</sub>:  $\underbrace{3, 5, 8, 10}_{\text{critical section}}$   
→ 4 CS.

## Critical section:

The part of the code where shared resources are accessed is called critical section.



$P_1:$




Race Condition



when two processes  
enter CS at the same  
time.

Sol: we have to protect CS such that only one  
process enters it.

Process  
{



we need to add code, such that only one process enters CS. This is called synchronization mechanism.

}

## Requirements of synchronization mechanisms:

Primary :


- 1 → mutual exclusion ✓
- 2 → Progress ✓

Compulsory .

Secondary :



- 3 → Bounded waiting
- 4 → Portability & architectural neutrality .

optional .



There are 100's of mechanism  
But we will study most popular .



mutual exclusion:




if one process is in CS , then other process should not  
enter into CS

Progress: If a process does not want to get into critical section, then the process should not stop other process from getting into critical section.

~~X~~ Dep mech:




Dog doesn't want grass. It should not stop house from eating



## Bounded waiting:

If a process wants CS, it should not wait forever.

There should be a finite bound on waiting time.



(P<sub>n</sub>)



CS

Should not wait oo time.

we should say after how long  
P<sub>n</sub> will get a chance.

P<sub>1</sub>      P<sub>2</sub>      P<sub>1</sub>      P<sub>2</sub>      ...  
P<sub>1</sub> P<sub>1</sub>    P<sub>2</sub> P<sub>1</sub> P<sub>1</sub> P<sub>2</sub>    ...  
P<sub>1</sub> P<sub>1</sub> P<sub>1</sub>    P<sub>2</sub>    P<sub>1</sub> P<sub>1</sub> P<sub>1</sub> P<sub>2</sub>

P<sub>2</sub> → after 1 P<sub>1</sub>


P<sub>2</sub> → after 2 P<sub>1</sub>

P<sub>2</sub> → after 3 P<sub>1</sub>.

## Portability & architectural neutrality:

Synchr mech should work on all H/w and OS.

Ex: we should not say sync mech works on only window  
not on linux. → ~~arch~~ architecture dependent.



## Synchronization mech



with busy  
waiting

If one process is inside  
critical section, other process  
waits in a loop.

without busy  
waiting

If one process is in critical  
section, then other process which  
wants critical section will  
go to sleep. Later it will be  
woken up by the process  
coming out of critical section.

Bury waiting:



without busy waiting:

