


1. PROCESS MANAGEMENT

Introduction to OS



- OS is an interface between user and hardware.
- Resource allocation
- Manager → memory, processes, files, security, etc.

Goals:-

- Primary → Convenience
- Secondary → Efficiency

Types of OS:-

- Batch OS
 - * Starvation
 - * Efficiency very less
 - * NOT interactive
- Multiprogramming
 - * CPU will be used efficiently
 - * CPU will be busy all the time
- Multitasking :-
 - * Interactivity improved
 - * Periodically performs job one by one
- Multiprocessing :-
 - * Lots of CPU in one computer
 - * Parallelism improved
- Realtime OS :-
 - * Job in deadlines (strict)
 - * eg:- Military applications

Process Management


Attributes of a process:-

Process: Something (data-structure) created by OS to run a program

e.g. c → program

↓
Computer

a.out




- 1) Process id
- 2) Program Counter
- 3) Process state
- 4) Priority
- 5) General Purpose Registers → store before switching processes
- 6) List of open files
- 7) List of open devices
- 8) Protections

• (Process Control Block)
PCB

* linked list

PCB

PCB



also called as "context"

States of a Process :-

- 1) New :- Process is about to be created \rightarrow it will be in secondary memory. Whenever we pick up it to create it in primary memory, we call it new.
- 2) Ready :- The new process created in main memory is ready to run. There may be many processes which are ready to run. It is our responsibility that which process to run.

Multiprocessing

with preemption



without preemption

once you give

Stop a currently running
process forcefully &
run new process

a process to CPU, you
cannot force it
to stop! It will

to run (context switching)

run completely

\rightarrow Also called

"multitasking"

or "Time sharing"

- 3) Run :- One process (if system has 1 CPU) which is currently running inside CPU. It is present obviously in main memory.

4) Block or wait :- Process might want to read/write a file (I/O work). Whenever any process requires I/O to be performed, we pull it out, put it into block or wait state until it finishes the I/O. Once it finishes I/O, we will bring it back to ready state; it will be in main memory.

5) Termination or completion :- Once the process finishes, it is killed and even the context or PCB is deleted.


6) Suspend ready :- There are 100's of processes in main memory, and suddenly we like to use main memory for some other process. Make the room for new process which has much more priority, we move some process to secondary memory.

7) Suspend wait or Suspend block :- Suspending processes which are blocked is good as compared to those which are ready.

Operations on processes:-

- 1) Creation
- 2) Scheduling
- 3) Executing
- 4) Killing / Delete.

Process State Transition Diagram :-




Long term (LT) — creation
 Schedulers — Medium term (MT) — suspension decision
 Short term (ST) / dispatcher

min # states for completion = 4

~~because of this transition~~, transition, the entire process becomes multitasking or preemptive multiprogramming

- Degree of multiprogramming :- # process that can be present in ready state at maximum (determined by long-term scheduler)
- Swapping :- Suspension + Resume.
- Dispatcher does the context switching work.
- Short-term scheduler just chooses one process to run from all ready present & rest is done by dispatcher.

Scheduling Queues (Process Queues) :-




all boxes \Rightarrow queues

Q. Consider a system with 'N' CPU processes and 'M' processes, then # processes that can be in:-

	Min	Max
ready	0	M
running	0	N
block	0	M

Important Parameters of Processes:-

- 1) Arrival time :- Time at which a process enters the ready queue. (Point of time)
- 2) Burst time :- The amount of CPU time taken by a process to finish. (Duration)
- 3) Completion time :- Time taken by process to finish. (Point of time)



$$\text{Completion Time} - \text{Arrival Time} = \underbrace{\text{Turnaround Time}}_{\text{Duration}} + \text{Burst Time} + \text{Waiting Time}$$

- 4) Turnaround time :- Difference between the completion time & Arrival time (duration)
- 5) Waiting time :- waiting for the CPU (time spent)


$$WT = TAT - BT \quad (\text{duration})$$

- 6) Response Time :- First time the process gets scheduled (time taken) ($FT - AT$) (duration).

CPU Scheduling :-

Picking up a process from the ready state and giving it to CPU. Who does that?

Short Term Scheduler along with the dispatcher.



Who :- Short term scheduler

where :- Ready state to own state

when :- when a process moves from

1) Run \rightarrow Termination

2) Run \rightarrow wait

3) Run \rightarrow Ready


2) New \rightarrow Ready i.e. when a process is just created.

3) wait \rightarrow ready

First Come First Serve (FCFS)

criteria : Arrival time


mode : Non-preemptive



No Block state & preemption \Rightarrow assumption

eg.	PNo	AT Arrival time	BT Burst time
	1	0	4
	2	1	3
	3	2	1
	4	3	2
	5	4	5

In non-preemptive algo, waiting time = response time



PNo	P ₁	P ₂	P ₃	P ₄	P ₅
CT	4	7	8	10	15
Completion	4	6	6	7	11
WT	0	3	0.5	0.5	0.6

$$WT + BT = TT$$

$$\text{Avg. TT} = \frac{34}{5}$$

$$\text{Avg. WT} = \frac{19}{5}$$

- If 2 process have same AT, lower PID exec. first

Convo Effect :-

Also called starvation

PNO	AT	BT	CT	TT	WT
1	0	20	20	20	0
2	1	2	22	21	19
3	1	1	23	22	21

P ₁	P ₂	P ₃
0	20	22

$$\text{avg. TT} = 21$$

$$\text{avg WT} = \frac{40}{3} \approx 13.33$$

PNO	AT	BT	CT	TT	WT
P ₁	1	20	23	22	2
P ₂	0	2	2	2	0
P ₃	0	1	3	3	2

Convoy effect

$$\text{Avg TT} = 9$$

P ₂	P ₃	P ₁
0	2	3

$$\text{Avg WT} = \frac{4}{3} \approx 1.33$$

Convo Effect :- If a process with "large" burst time, arrives early, then other process may have to starve long. causing the increase in avg. W.T.

PNO	AT	BT	CT	TT	WT
1	0	2	2	2	0
2	3	1	4	1	0
3	5	6	11	6	0

• DS to implement

FCFS = queue


• Time = O(n)

P ₁	P ₂	P ₃
0	3	4

e.g. FCFS with overhead

$$\delta = 1 \text{ unit}$$

PNo	AT	BT
1	0	3
2	1	2
3	2	1
4	3	4
5	4	5
6	5	2



$$\text{Inefficiency} = \frac{\delta}{23} \times 100 \%$$

$$\gamma = (1 - \frac{\delta}{23}) \times 100 \%$$

Shortest Job First (SJF) (Among available processes - SJF)


criteria :- Burst time

mode :- Non preemptive

DS :- min heap

Time $\rightarrow O(n \log n)$

PNo	AT	BT	CT	TT	WT
1	1	7	8	7	0
2	2	5	16	14	9
3	3	1	9	6	5
4	4	2	11	7	5
5	5	8	24	19	11




- If two process have same burst time → choose which arrived early

eg. Conway effect in SJF

PNo	AT	BT	CT	TT	WT
1	0	20	20	20	0
2	1	1	21	20	19
3	2	1	23	21	20


$$\text{avg WT} = \frac{39}{3} = 13$$



Conway effect

PNo	AT	BT	CT	TT	WT
1	2	20	22	20	0
2	0	1	1	1	0
3	1	1	2	1	0

$$\text{avg WT} = 0$$



$$\text{Throughput} = \frac{\text{No. of processes}}{\text{unit time}}$$

$$= \frac{3}{22}$$

- Not practical to implement because burst time is NOT known prior to execution.

SJF

Advantages

- maximum throughput
- minimum avg WT and TAT

Disadvantages

- Starvation to longer jobs
- It is not implementable because BT of processes cannot be known ahead.

Solution:- SJF with predicted BT.

Prediction techniques

- ↓
static
- ↓
1. Process size
- 2. Process type

↓
Dynamic

- 1. simple averaging
- 2. Exponential averaging


Aging

Process Size :- (Bytos)

$$P_{old} = 200 \text{ KB} \Rightarrow 20 \text{ units}$$

$$\therefore P_{new} = 201 \text{ KB} \approx 20 \text{ units}$$

Process type :-



Simple Average :-

Given n -processes (P_1, \dots, P_n)

→ let t_i be the actual BT

→ let π_i denotes predicted BT

$$\mu_{n+1} = \frac{1}{n} \sum_{i=1}^n t_i$$

Exponential Average / Aging :-

$$t_{n+1} = \alpha t_n + (1-\alpha) H_n, \quad 0 \leq \alpha \leq 1 \quad \text{--- (1)}$$

α :- smoothing factor

$$H_n = \alpha t_{n-1} + (1-\alpha) H_{n-1} \quad \text{--- (2)}$$

Subst. (2) in (1) :-

$$\begin{aligned} t_{n+1} &= \alpha t_n + (1-\alpha) \alpha t_{n-1} + (1-\alpha)^2 H_{n-1} \\ &= \alpha t_n + (1-\alpha) \alpha t_{n-1} + (1-\alpha)^2 [\alpha t_{n-2} + (1-\alpha) H_{n-2}] \end{aligned}$$

t_{n+1} depends on $\underbrace{t_n, t_{n-1}, \dots, t_1}_{\text{all previous processes}}, H_n, \dots, H_1$, all.

e.g. $\alpha = 0.5, H_1 = 10$, actual BT(t_1, t_2, t_3, t_4) = (4, 8, 6, 2)

then $H_5 = ?$

$$\begin{aligned} H_2 &= 0.5 \times 4 + 0.5 \times 10 \\ &= 7 \end{aligned}$$

$$H_5 = 0.5 \times 7 + 0.5 \times 6.75$$

$$\begin{aligned} H_3 &= 0.5 \times 8 + 0.5 \times 7 \\ &= 7.5 \end{aligned}$$

$$= [6.875]$$


$$\begin{aligned} H_4 &= 0.5 \times 6 + 0.5 \times 7.5 \\ &= 6.75 \end{aligned}$$

Shortest Remaining Time First (SRTF)

mode:- preemptive

criteria :- burst time

eg.	P No	AT	BT	sol			RT	Response time
				CT	TAT	WT		
	1	0	7	19	19	12	0	time to exec for 1 st time
	2	1	5	13	12	7	0	after arrival
	3	2	3	6	4	1	0	
	4	3	1	4	1	0	0	
	5	4	2	9	5	3	3	
	6	5	1	7	2	1	1	avg WT = ①



P1 P2 P3 P4 P5 P6
 #6 84 32 10 2 X


- If 2 processes have same burst time, choose early arrived

Q Sol.

Grade 2011

P No	AT	BT	CT	TAT	WT
1	0	9	13	13	4
2	1	4	5	4	0
3	2	9	22	20	11

what is avg waiting time using SRTF?



$$\text{avg WT} = \frac{15}{3}$$

P1 P2 P3
 88 45 9

$$= 5$$

State 07.

PNo	AT	BT	CT	TAT	WT
1	0	20	20	20	0
2	15	25	45	40	15
3	30	10	40	10	0
4	45	15	70	25	10

sol.

waiting time of P2 using SRTF?

15


P1	P1	P2	P3	P2	P2	P4
0	15	20	30	40	45	55

P1	P2	P3	P4
20	25	40	15
15	10		
10			

Round Robin Algorithm :-

cost function :- $TQ + AT$

mode :- preemptive



e.g. $TQ = 2$

PNo	AT	BT	CT	TAT	WT
1	0	4	8	8	4
2	1	5	18	17	12
3	2	2	6	4	2
4	3	1	9	6	5
5	4	6	21	17	11
6	6	3	19	13	10

P1	P2	P3	P1	P4	P5	P2	P6	P5	P2	P6	P5
0	2	4	6	8	9	11	13	15	17	18	19 21

P1	P2	P3	P4	P5	P6	P1	P2	P3	P4	P5	P6
X				X		X					
5	2	0	X	6	3	0	X				
0	3	0	0	1	+						


- $TQ \uparrow$, # context switching $\downarrow \rightarrow$ causes starvation
- $TQ \downarrow$, # context switching \uparrow

e.g. $TQ = 4$

PNo	AT	BT	CT	TAT	WT
1	0	4	4	4	0
2	1	5	19	18	13
3	2	2	10	8	6
4	3	1	11	8	7
5	4	6	21	17	11
6	6	3	18	12	9

queue $P_1 P_2 P_3 P_4 P_5 P_6 P_7 P_8$

Grant shot	<u>P_1</u>	<u>P_2</u>	<u>P_3</u>	<u>P_4</u>	<u>P_5</u>	<u>P_6</u>	<u>P_7</u>	<u>P_8</u>	
	0	4	8	10	11	15	18	19	21




eg. $TQ = 3$

PNO	AT	BT	CT	TAT	WT	RT
1	5	5	32	27	22	10
2	4	6	27	23	17	5
3	3	7	33	30	23	3
4	1	9	30	29	20	0
5	2	2	6	4	2	2
6	6	3	21	15	12	12


$P_4 P_5 P_3 P_2 P_9 P_1 P_6 P_5 P_2 P_4 P_1 P_3$

	<u>P_4</u>	<u>P_5</u>	<u>P_3</u>	<u>P_2</u>	<u>P_9</u>	<u>P_1</u>	<u>P_6</u>	<u>P_5</u>	<u>P_2</u>	<u>P_4</u>	<u>P_1</u>	<u>P_3</u>		
	0	1	4	6	9	12	15	18	21	24	27	30	32	33




- $TQ \uparrow \Rightarrow \text{avg RT} \uparrow \text{ and } CS \downarrow$
- $TQ \downarrow \Rightarrow \text{avg RT} \downarrow \text{ and } CS \uparrow$

$\bullet TQ = \infty$
 \downarrow
FCFS



eg. Consider 4 jobs P₁, P₂, P₃ and P₄ arriving in ready queue in the same order at time t = 0, if BT requirements of these jobs are 4, 1, 8, 1 respectively, what is the completion time of P₁, assuming round robin with TQ = 1

Sol.



P1	P2	P3	P4	P1	P3	P1	P3	P1	P3	P1	P3	P3	P3	P3	P3
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	

P_1	P_2	P_3	P_4
y	x	g	x
x	o	f	o
z	-	g	
x		5	
D			


$$\text{Comp(PI)} = \boxed{9}$$

eg. Consider 'n' processes sharing the CPU in RR fashion. If the context switching time is 's' units. What must be time quantum 'q' such that the no. of context switches are reduced, but at the same time each process is guaranteed to get the turn at the CPU for every 't' seconds.

S4.

$$ns + (n-1)q \leq t$$

$$\Rightarrow q \leq \frac{t-hs}{(n-1)}$$



Longest Job First (LJF) :-


Criteria :- Burst time

Mode :- ^{Non-} Preemptive

Process having longest BT gets scheduled first

eg:

PNo	AT	BT	CT	TAT	WT	RT
1	0	3	3	3	0	0
2	1	2	20	19	17	17
3	2	4	18	16	12	12
4	3	5	8	5	0	0
5	4	6	14	10	4	4


Longest Remaining Time First :-

Criteria :- Burst time + Arrival Time


Mode :- Preemptive

eg:

PNo	AT	BT	CT	TAT	WT	RT
1	1	2	18	17	15	0
2	2	4	19	17	13	0
3	3	6	20	17	11	0
4	4	8	21	17	9	0



• BT $\xrightarrow{\text{Same go to}} \text{AT least} \xrightarrow{\text{Same go to}} \text{P No least}$



Q

Sol.

PNo	AT	BT	CT	TAT	WT	RT
1	0	2	12	12	10	8
2	0	4	13	13	9	4
3	0	8	14	14	6	0

what is avg TAT using LRTF?

P3	P2	P3	P2	P3	P1	P2	P3	P1	P2	P3
0	4	5	6	7	8	9	10	11	12	13

$$\begin{array}{ccc}
 P1 & P2 & P3 \\
 \cancel{x} & x & \cancel{x} \\
 x & \cancel{x} & x \\
 0 & \cancel{x} & \cancel{x} \\
 & x & \cancel{x} \\
 & 0 & x \\
 & & 0
 \end{array}
 \quad \text{avg (TAT)} = \frac{12+13+14}{3} = 13$$

Highest response ratio next (HRRN) :-

$$\text{Criteria :- Response Ratio (RR)} = \frac{W+S}{S}$$

w :- waitime time for a process
so far

mode :- Non-preemptive "S :- Service time of a process or BT.

→ HRRN not only favours shorter jobs but also limits the waiting time of longer jobs.

eg:-

PNO	AT	BT	CT	TAT	WT	RT
0	0	3	3	3	0	0
1	2	6	9	7	1	1
2	4	4	13	9	5	5
3	6	5	20	14	9	9
4	8	2	15	7	5	5

HRRN :-

	P ₀	P ₁	P ₂	P ₄	P ₃	
	0	3	9	13	15	20

$$RR(P_2) = \frac{5+4}{4} = 2.25$$

$$RR(P_3) = \frac{3+5}{5} = 1.6$$

$$RR(P_4) = \frac{1+2}{2} = 1.5$$

$$RR(P_3) = \frac{7+5}{5} = 2.4$$

$$RR(P_4) = \frac{5+2}{2} = 3.5$$

SJF :-

	P ₀	P ₁	P ₄	P ₂	P ₃	
	0	3	9	11	15	20

(same eg.)

Polarity Scheduling :-

Polarity

Static

↓
Doesn't change
throughout the
execution of
the process

Dynamic

↓
Changes at regular
intervals of time


Priority Scheduling

Preemptive

Non-preemptive

Non-preemptive Priority scheduling :-

eg.	PNo	Priority	AT	BT	CT	TAT	WT	RT
	1	2 (L)	0	4	4	4	0	0
	2	4	1	2	25	24	22	22
	3	6	2	3	23	21	18	18
	4	10	3	5	9	6	1	1
	5	8	4	1	20	16	15	15
	6	12 (H)	5	4	13	8	4	4
	7	9	6	6	19	13	7	7



Preemptive Priority scheduling :-


eg.	PNo	Priority	AT	BT	CT	TAT	WT	RT
	1	2	0	4	25	25	21	0
	2	4	1	2	22	21	19	0
	3	6	2	3	21	19	16	0
	4	10	3	5	12	9	4	0
	5	8	4	1	19	15	14	14
	6	12	5	4	9	4	0	0
	7	9	6	6	18	12	6	6

P ₁	P ₂	P ₃	P ₄	P ₅	P ₆	P ₇	P ₈	P ₉	P ₁₀	P ₁₁	P ₁₂	P ₁₃	P ₁₄
0	1	2	3	5	9	12	18	19	21	22	25		

P ₁	P ₂	P ₃	P ₄	P ₅	P ₆	P ₇
4	2	3	8	1	1	8
3	1	2	5	0	0	0
0	0	0	0	0	0	0

SRTF with processes contains CPU and I/O time:-



eg	PNo	AT	BT	IO BT	BT	Total BT	SoT -		WT	RT
							CT	TAT		
	1	0	(3	2	2)	5	11	11	6	5
	2	0	(2	4	1)	3	7	7	4	0
	3	2	(1	3	2)	3	9	7	4	0
	4	5	(2	2	1)	3	16	11	8	6



P ₁	P ₂	P ₃	P ₄
8	3	3	3
3	1	2	1
2	0	0	0



eg. Consider three processes, all arriving at time zero, with total execution time of 10, 20 and 30 units, respectively. Each process spends the first 20% of execution time doing I/O, the next 70% time doing computation, and the last 10% time doing I/O again. The OS uses a SRTF algorithm and schedules a new process either when the running process gets blocked on I/O or when the running process finishes its compute burst. Assume all I/O operations can be overlapped as much as possible. For what % of time does the CPU remains idle?

PNo	AT	IOBT	BT	IOBT
P1	0	2	7	1
P2	0	4	14	2
P3	0	6	21	3



~~Preemptive Priority with process contain CPU & I/O time :-~~


Preemptive Priority with Pre-emption										\leftarrow SOT	
eg.	PNO	AT	Priority	CPU	T/O	CPU	Total BT	CT	TAT	WT	RT
	P1	0	2	(1	5	3)	4	10	10	0	0
	P2	2	3(L)	(3	3	1)	4	15	13	9	0
	P3	3	1(H)	(2	3	1)	3	9	6	3	0



$$\eta = \frac{11}{15} \times 100\% \quad (\text{Used})$$


$$\% \text{ Idle} = \frac{4}{15} \times 100\%$$

Multilevel Queue Scheduling



Disadv :- Starvation @ lower level queues
adv :- can apply diff. sch. algo to diff. queues

Solution of disadvantage (feedback) - Feed back queues




2. PROCESS SYNCHRONIZATION



> Process want to communicate or compete.

↳ using shared memory,

↳ data inconsistency is possible.



P1	P2	count ++	count --
1	2	1) mov count, R0	1) mov R0, R1
2	3	2) inc R0	2) dec R1
3	4	3) mov R0, count	3) mov R1, count

Order 1 → P1: 1, 2, 3 | P2: 1, 2, 3 | count = [5]

↓
without preemption → consistent

Order 2 → P1: 1, 2 | P2: 1, 2, 3 | P1: 3 | count = [6]

↓
with preemption → inconsistent

Order 3 → P1: 1, 2 | P2: 1, 2 | P1: 3 | P2: 3 | count = [4]


↓
inconsistent again

called 'Race condition' → avoided

final output ∝ order of execution

Critical Section :- The part of code where the processes are using a common resource is called critical section. It is the part of the program where shared resources are accessed by processes.

Race condition :- "The order of execution of instructions defines the result produced."



Requirements of synchronization mechanisms :-

Primary :-

- Mutual Exclusion
- Progress

Secondary :-

- Bounded waiting
- Portability (OS)

Architectural non-functionalities

Mutual Exclusion :- If one process is in its critical section, then other process must not enter into its critical section.

Progress :- If a process does not want to get into critical section, then the process should not stop other processes from going into critical section.

Bounded waiting :- You should be able to say that ~~time~~ after how much finite amount of time, will other critical section get a chance to get into critical section if one process is in its critical section.

Portability or architectural neutrality :- Solution must not be dependent upon hardware or OS. (Able to run on all the platforms).


Synchronization mechanism

with busy waiting

without busy waiting

If one process is inside critical section, other process waits ~~and~~ for going into critical section

Other process go to sleep while first process comes out and then 1st process wakes 2nd after coming out.



lock variable :-

→ Software mechanism implemented in user mode

(User mode :- No support from OS
Kernel mode :- Support from OS)

→ Busy waiting solution

→ Can be used even for more than two processes

LOCK = 0 - critical section is vacant

LOCK = 1 - critical section is occupied

entry section

- 1) while (LOCK != 0);
- 2) LOCK = 1;
- 3) CS

exit section

- 1) LOCK = 0


PI: 123 | P₂: 1 | P₁: 4 | P₂: 1234

↓
Busy waiting (CPU is busy but doing nothing)

HL code of this HL code:-

- 1) LOAD LOCK, R0
- 2) CMP R0, #0
- 3) JNZ Step 1
- 4) Store #1, LOCK
- 5) CS
- 6) Store #0, LOCK

Let initially $LOCK = 0$



⚠ No mutual Exclusion

Every process can be in critical section. No mutual exclusion guaranteed.

- 1) Load $LOCK, R_0$ why does this do not work?
- 2) CMP $R_0, \# 0$
- 3) JNZ Step 1
- 4) Store $\# 1, LOCK$

→ Once a process has loaded the value of lock and if gets preempted after step (1), (2) or (3) i.e. before storing it back, then some other process coming in middle and this process both simultaneously get inside critical section.

↓ To stop this to happen

Stop anyone to come in the middle

- Sol:-
- 1) Load $LOCK, R_0$
 - 2) Store $\# 1, LOCK$
 - 3) CMP $R_0, \# 0$
 - 4) Store $\# 1, LOCK$
- } decreases the chance of someone coming in the middle

Still, errors exist :-

P1 : 1 | P2 : 1, 2, 3, 4, CS | P1 : 2, 3, 4, CS

No mutual exclusion still
still the problem is not solved

/solution

- 1) Load LOCK, R0
- 2) Store #1, Lock
- 3) Cmp R0, #0
- 4) JNZ .Step 1

Make these 2 operations
a single atomic operation

FTSL LOCK, R0 Single atomic
instruction

Test set lock


Solves the problem.

✓ Mutual exclusion
guaranteed

- o Mutual Exclusion ✓
- o Progress ✓
- o Bounded waiting X NOT guaranteed
- o Architectural neutral X

Hardware must provide
with "TSL" instruction.

one more problem :- Priority Inversion



CPU is with P_2 because of priority, but the critical section is with P_1 because of synchronization technique

$\text{CPU} \rightarrow P_2$
 $\text{CS} \leftrightarrow P_1$

Deadlock like thing called
 "SPIN LOCK"

Grade 08 The enter-cs() and leave-cs() functions to implement critical section of a process are realised using test-and-set instruction as follows :-

void enter cs (x)

{

while (test-and-set (x)) ;

3

void leave-cs (x)

{

$x = 0;$

3

'x' is initialised to '0'.

Which of the following is true :-

- a) The above solution to CS problem is deadlock free
- b) The solution is starvation free
- c) The processes enter CS in FIFO order
- d) more than one process can enter CS at the same time

Ans:- (a) ✗ ✗ A

Gratex
3 **Important**

Fetch-and-add (X, i) is an atomic Read-modify-write instruction that reads the value of memory location X , increments it by value i , and returns the old value of X . It is used in the pseudocode shown below to implement a busy-wait lock. L is an unsigned integer shared variable initialized to 0. The value 0 corresponds to lock being available, while any non-zero value corresponds to lock being not available.

Acquire Lock (L) {

while (Fetch-And-Add ($L, 1$))

$L=1;$

}

Release Lock (L) {

$L=0;$

}

This implementation

- A) Fails as L can overflow.
- B) Fails as L can take on a non-zero value when the lock is actually available.
- C) Works correctly but may starve some processes.
- D) works correctly without starvation.

Ans:

A, B

P ₁	P ₂	P ₃	P ₄	...	P _n
L=0	L=1	L=2	L=3	...	L=n-1
L=1	L=2	L=3	L=4	...	L=n
CS	-	-	-	...	-

L = ~~0~~ ~~1~~ ~~2~~ ~~3~~ ~~4~~ ~~5~~ ~~6~~ ~~7~~ ~~8~~ ~~9~~ ~~10~~ ~~11~~ ~~12~~ ~~13~~ ~~14~~ ~~15~~ ~~16~~ ~~17~~ ~~18~~ ~~19~~ ~~20~~ ~~21~~ ~~22~~ ~~23~~ ~~24~~ ~~25~~ ~~26~~ ~~27~~ ~~28~~ ~~29~~ ~~30~~ ~~31~~ ~~32~~ ~~33~~ ~~34~~ ~~35~~ ~~36~~ ~~37~~ ~~38~~ ~~39~~ ~~40~~ ~~41~~ ~~42~~ ~~43~~ ~~44~~ ~~45~~ ~~46~~ ~~47~~ ~~48~~ ~~49~~ ~~50~~ ~~51~~ ~~52~~ ~~53~~ ~~54~~ ~~55~~ ~~56~~ ~~57~~ ~~58~~ ~~59~~ ~~60~~ ~~61~~ ~~62~~ ~~63~~ ~~64~~ ~~65~~ ~~66~~ ~~67~~ ~~68~~ ~~69~~ ~~70~~ ~~71~~ ~~72~~ ~~73~~ ~~74~~ ~~75~~ ~~76~~ ~~77~~ ~~78~~ ~~79~~ ~~80~~ ~~81~~ ~~82~~ ~~83~~ ~~84~~ ~~85~~ ~~86~~ ~~87~~ ~~88~~ ~~89~~ ~~90~~ ~~91~~ ~~92~~ ~~93~~ ~~94~~ ~~95~~ ~~96~~ ~~97~~ ~~98~~ ~~99~~ ~~100~~

1. while

2. L=1

3. CS

P₀: 1, 2, CS | P₁: 1 | P₀: 3 | P₁: 2


P₀ = 0 P₀ = 1

3. L=0;

↓
sets L=1
incorrectly
and no process
enters CS none

Ques 10. Consider the methods used by processes P₁ and P₂ for accessing their critical sections whenever needed, as given below. The initial values of shared boolean variables S₁ and S₂ are randomly assigned.

Method used by P ₁	Method used by P ₂
while (S ₁ == S ₂); critical section S ₁ = S ₂ ;	while (S ₁ != S ₂); critical section S ₂ = not (S ₁);



which one of the following statements describes the properties achieved?

- A) Mutual exclusion but not progress
- B) Progress but not Mutual exclusion
- C) Neither mutual exclusion nor progress
- D) Both mutual exclusion & progress

Ans: (A).

Disabling Interrupts

Disable int { allows only one process to be inside
[CS] } Critical section
Enable int

- o Mutual Exclusion ✓
- o Progress ✓
- o Bounded waiting X Not guaranteed
- o Architectural neutrality X → architecture must provide interrupt control.

Problem :- You cannot give the interrupt control to user process (he might not give it back to OS). Thus it is rarely used method.

Strict alternation approach OR Turn variable :-

- Software mechanism implemented at user mode
- Busy waiting solution
- 2-process solution (P_0, P_1) or (P_i, P_j)
- Mutual Exclusion ✓
- Progress X
- Bounded waiting ✓ → only one time go & pass the key
- Architectural neutrality ✓ no restrictions on platform

For process P_0 :- ($\text{int turn} = 0$) For process P_1 :-

Non CS

while ($\text{turn} \neq 0$);

CS

$\text{turn} = 1;$

Non CS

$0 \rightarrow P_0$

$1 \rightarrow P_1$

Non CS

while ($\text{turn} \neq 1$);

CS

$\text{turn} = 0;$

Non CS

Interested Variable

$$\text{Interested } [0] = T - P_0$$

$$\text{Interested } [1] = T - P_0$$

$\frac{P_0}{\text{non CS}}$

Entry

$\boxed{\text{Int } [0] = T;}$
 $\boxed{\text{while } (\text{int } [0] == T);}$

$\frac{\text{Entry}}{\text{non CS}}$

$\boxed{\text{Int } [0] = T;}$
 $\boxed{\text{while } (\text{int } [0] == T);}$

CS

$\frac{\text{CS}}{\text{Exit}}$

$\boxed{\text{Int } [0] = F;}$

Exit

$\boxed{\text{Int } [1] = F;}$

• Deadlock ✓ → BW X

Next Exam
Date _____
Page _____

which has passed while () first

→ • mutual Exclusion ✓

$I_0 \quad I_1$
 $T \quad T - ? P_0/P_1$

→ progress ✓

$T \quad F - P_0$

→ bounded waiting X

$F \quad T - P_1$

→ Architectural neutrality ✓

$F \quad F - x$

P_0	P_1	P_0	P_1	P_2
$I_0 = T$	$I_1 = T$	$I_0 = F$	W_2	W_2
CS	W_2	$I_0 = T$	W_2	

↓
Deadlock

Peterson's Method :-

- S/w mechanism at user mode
- Busy waiting solution
- 2 process solution
- It uses (turn + interested) variable.

Algorithm :-

```
# define N 2
# define TRUE 1
# define FALSE 0
int interested[N] = FALSE;
int turn;
```

```
void Entry_section (int process)
```

```
{  
    int other;
```

- Progress ✓
- Mutual Exclusion ✓
- Acc. Neutral ✓
- Bounded wait ✓

- 2) other = 1 - process;
 - 3) interested [process] = TRUE;
 - 4) turn = process;
 - 5) while (interested [other] == TRUE & & TURN == process);
- }

void Exit_Section (int process)

{

- 6) Interested [process] = FALSE;


}

Entry section

CS

Exit section

Tracing Peterson's solution :-

interested • 

Turn 1

✓ P₀: 1 2 3 4 5 CS | P₁: 1 2 3 4 5 | P₀: 6 | P₁: 5 CS 6

int:  Turn

✓ P₀: 1 2 3 | P₁: 1 2 3 4 5 | P₀: 4 5 | P₁: 5 CS 6 |
P₀: 5 CS 6

➤ The process which executes the line (4)
first will enter CS first.

Not Reused
Date _____
Page _____

g. int $\overset{0}{T}$ $\overset{1}{T}$ Turn $\overset{0}{\square}$ 1

$\checkmark P_0 : 123 | P_1 : 123 | P_0 : 45 | P_1 : 45 |$

$P_0 : 5 \text{ CS } 6 | P_1 : 5 \text{ CS } 6$

- Mutual Exclusion ✓
- Progress ✓
- Bounded waiting ✓
- Arch. Neutrality ✓

Synchronization Mechanisms without Busy waiting :-

Busy waiting \rightarrow Priority inversion "surely"

↳ SPIN LOCK

Sleep & Wake :-

[Producer / Consumer problem]

```
# define N 100 // slots in buffer
# define count 0 // items in buffer
void producer(void)
{
    int item;
    int temp;
    while (TRUE)
    {
        item = produce_item();
        if (count == N) sleep();
        insert_item(item);
        count++;
        if (count == 1) wakeup(consumer);
    }
}
```

void consumer (void)

{

int item;

while (TRUE)

{

if (count == 0) sleep();

item = remove_item();

count--;

if (count == N-1)

wakeup_producer();

consume_item(item);

}

}

If preemption of consumer process occurs here, then both of them can sleep thinking that other one will wake them up, causing infinite sleep for both. "DEADLOCK"

Semaphores

→ Variables on which read, modify and update happens atomically in kernel mode (no preemption).

→ There are two types:-

1. Counting Semaphores.

2. Binary Semaphores (Mutexes).

Counting Semaphores :-

→ When a resource is allowed to be shared by some particular number of processes but not more than that, then counting semaphores are used.

Struct semaphore

{

```
int value ; // # process that can enter CS
queue type L;
```

}

Down (Semaphore S)

{

```
s.value = s.value - 1;
```

```
if (s.value < 0)
```

{

```
put process (PCB) in L;
```

```
sleep ();
```

}

```
else
```

```
return ;
```

}

Up (Semaphore S)

{

```
s.value = s.value + 1;
```

```
if (s.value ≤ 0)
```


```
{ select a process from L;
```

```
wakeup ();
```

}

{

- For mutual exclusion, use initial value = 1.
- Bounded waiting guaranteed because of queue in semaphore
- Progress P is guaranteed.
- Arch. Neutrality X because operates in kernel mode



Ques 93. A counting semaphore was initialized to 10. Then 6 P and 4 V operations were completed on this semaphore. What is the result?

Sol.: value = 8 list :- 2 processes.

Ques 92 S=7, then 20 P, 15 V, S=?

Sol. $S = 7 - 20 + 15 = \boxed{2}$

Binary Semaphores :-

struct Bsemaphore

{

 enum value (0, 1);

 queue type L;

'L' contains all PCBs corresponding to processes got blocked while performing down operation unsuccessfully.

struct Bsemaphore

{

enum value (0, 1)

Queue type L;

}

Down (BSemaphore S)

{

if (S.value == 1)

S.value = 0;

else

{

put the process (PCB) in S.L;

sleep();

}

}

UP (BSemaphore S)

{

if (S.L is empty)

S.value = 1;

else

{

Select a process from S.L;

wakeup();

}

{

eg. • mutex can also be used to order the processes.
Even stop the scheduler and use your order.

mutex a, b ; a=1, b=0 ;

P₀
while (true)
{

p(a);

point ("1");

v(b);

}

P₁
while (true)
{

p(b);

point ("0");

v(a);

}

sol: only order possible :- 101010...

↳ implemented strict alternation through mutexes.

eg. mutex a, b ; a=1, b=1 ;

P₀
while (true)

{

1. p(a);

2. p(b);

3. <cs>;

4. v(a);

5. v(b);

6. }

P₁
while (true)

{

5. p(a);

6. p(b);

7. <cs>;

8. v(a);


9. v(b);

10. }

P₀ : 1 | P₁ : 5 | P₀ : 2 CS 3 | P₁ : 6 | P₀ : 4 | P₁ : 6 CS 7 8 |


↓

↓



- o Order of these instructions describe the behaviour of the mutexes

Ex. P_0 P_1
 while (true)
 {
 1. $P(a)$;
 2. $P(b)$;
 <CS>
 3. $V(a)$;
 4. $V(b)$;
 } {
 5. $P(b)$;
 6. $P(a)$;
 <CS>
 7. $V(b)$;
 8. $V(a)$;
 }



Gate 13: Three concurrent processes X, Y and Z execute three different code segments that access and update certain shared variables. Process X executes the P operation (i.e. wait) on semaphores a, b and c; process Y executes the P operation on semaphores b, c and d; process Z executes the P operation on semaphores b, c and d; before entering the respective code segments. After completing the execution of P's code segment, each process invokes the

✓ operation (i.e. signal) on its three semaphores.
 All semaphores are binary semaphores initialized to 1. Which one of the following represents a deadlock-free order of invoking the P operations by the processes?

- (A) $X : \underline{P(a)} \ P(b) \ P(c)$ $Y : \underline{P(b)} \ P(c) \ P(d)$ $Z : \underline{P(c)} \ P(d) \ P(a)$
 ✓ (B) $X : P(b) \ P(a) \ P(c)$ $Y : \underline{P(b)} \ P(c) \ P(d)$ $Z : P(a) \ P(c) \ P(d)$
 (C) $X : P(b) \ P(a) \ P(c)$ $Y : \underline{P(c)} \ P(b) \ P(d)$ $Z : P(a) \ P(c) \ P(d)$
 (D) $X : P(a) \ P(b) \ P(c)$ $Y : P(c) \ P(b) \ P(d)$ $Z : P(c) \ P(d) \ P(a)$

Sol. $X : P(a) | Y : P(b) | Z : P(c) \ P(d) \ P(a) | X : P(b) | Y : P(c) | Z : P(d)$

(b) ~~$X : P(a)$~~ $Y : P(b)$ ✓

(c) $X : P(b) | Y : P(c) \ P(b) | X : P(a) \ P(c)$ ✗

(d) $X : P(a) \ P(b) | Y : P(c) \ P(b) | X : P(c)$ ✗

Q. Let $m[0] \dots m[4]$ be mutexes (binary semaphores) and $P_0 \dots P_4$ be processes. Suppose each process $P[i]$ executes the following:-
 $\text{wait}(m[i]) ; \text{wait}(m[(i+1) \bmod 4])$

CS

$\text{release}(m[i]) ; \text{release}(m[(i+1) \bmod 4])$

This could cause :-

- a) Throbbing b) Deadlock
 c) Starvation but NO DL d) None of these.


Sol:- $P_0 : P(m[0]) \quad P(m[1])$

$P_1 : P(m[1]) \quad P(m[2])$

$P_2 : P(m[2]) \quad P(m[3])$

$P_3 : P(m[3]) \quad P(m[4])$

$P_4 : P(m[4]) \quad P(m[0])$



$P_0 \rightarrow P_1 \rightarrow P_2 \rightarrow P_3 \rightarrow P_4 \rightarrow P_0$

deadlocks

[B]

Grade 9b

$P_i : 0, 1, 2, 3$

$M_i : 0, 1, 2, 3$

$P_i : P(M_i), P(M_{(i+1) \text{ mod } 4})$

CS

$V(M_i), V(M_{(i+1) \text{ mod } 4})$

$P_0 : P(m_0) \quad P(m_1)$

$P_1 : P(m_1) \quad P(m_2)$

$P_2 : P(m_2) \quad P(m_3)$

$P_3 : P(m_3) \quad P(m_0)$

deadlock

but

$P_0 : P(m_0) \quad P(m_1)$

$P_1 : P(m_1) \quad P(m_2)$

$P_2 : P(m_2) \quad P(m_3)$


$P_3 : P(m_3) \quad P(m_0)$

$P_0 : P(m_0) \quad | \quad P_1 : P(m_1) \quad | \quad P_2 : P(m_2) \quad | \quad P_3 : P(m_3)$

$P_3 : P(m_3) \quad | \quad P_0 : P(m_0) \quad | \quad P_1 : P(m_1) \quad | \quad P_2 : P(m_2)$


$P_1 : P(m_1) \quad | \quad P_2 : P(m_2) \quad | \quad P_3 : P(m_3) \quad | \quad P_0 : P(m_0)$

No deadlock



change order of just one process to remove the deadlock.

Dining philosopher's problem :-



Same problem of above process. If all philosopher's take the spoons in same order, they all will have one spoon each.

Solution :- Change order of taking of spoons of just one philosopher \rightarrow Deadlock broken.

Q3. :- S and T are mutexes synchronization statements can be inserted only at w, x, y and z

Q4. Which of the following will lead to an o/p starting with 001100110011... ?

- P(S) at w, V(S) at x, P(T) at y, V(T) at z, S & T init '1'.
- P(S) at w, V(T) at x, P(T) at y, V(S) at z, S init '1', T init '0'.
- P(S) at w, V(T) at x, P(T) at y, V(S) at z, S & T init '1'
- P(S) at w, V(S) at x, P(T) at y, V(T) at z, S = 1, T = 0.



Process P :-

while (1)

{

w:

print '0';

print '0';

x :

}

Process Q :-

while (1)

{

y:

print '1';

print '1';

z:

}

Ans. (B)

Q.2 Which of the following will ensure that output will never contain a substring of form $O1^nO$ or 10^n1 where ' n ' is odd.

(a) P(S) at w, V(S) at x, P(T) at y, V(T) at z
S & T initially 1.

(b) P(S) at w, V(T) at x, P(T) at y, V(S) at z
S & T initially 1.

(c) P(S) at w, V(S) at x, P(S) at y, V(S) at z
S initially 1.

(d) P(V(S)) at w, V(T) at x, P(S) at y, P(T) at z
S & T initially 1.

Ans. (C)

Gated6

void barrier

S

1. P(S);

2. process_arrived ++;

3. V(S);

```

4. while (process_arrived != 3);
5. p(s);
6. process_left++;
7. if (process_left == 3)
8. {
    process_arrived = 0;
9.     process_left = 0;
10.    v(s);
}

```

Q.1 This implementation of barrier is incorrect.
which of the following is true?

- a) Barrier implementation is wrong due to the use of binary semaphore's.
- b) The barrier imp. may lead to deadlock if two barrier invocations are used in immediate succession.
- c) Lines 6 to 10 need to be inside a CS.

Ans:- (B)

- Q.2 which of the following rectifies the problem in implementation
- (A) Lines 6-10 are simply replaced by process_arrived--
 - (B) At the begin of the barrier, the 1st process to enter has to wait until process_arrived becomes '0' before p(s).
 - (C) Context switch is disabled at the beginning of the barrier and reenabled at end.
 - (D) The variable process_left is made private instead to share

Ans:- (B)

Gate 08.

The P and V operations on counting semaphores, where 'S' is a counting semaphore are defined as follows :-

$P(s) : s = s - 1;$

If $s < 0$ then wait;

$V(s) : s = s + 1;$

If $s \leq 0$ then wake up a process waiting on s.

Assume P_b and V_b are wait & signal operations on binary semaphores provided. Two binary semaphores X_b and Y_b are used to implement the semaphore operations $P(s)$ and $V(s)$ as follows :-

$P(s) : P_b(X_b);$

$s = s - 1;$

If ($s < 0$) {

$V_b(X_b);$

$P_b(Y_b);$

}

else $V_b(X_b);$

$V(s) : P_b(X_b);$

$s = s + 1;$

If ($s \leq 0$) $V_b(Y_b);$

$V_b(X_b);$

The initial values of X_b and Y_b are :-

(a) 0, 0

(b) 0, 1 (c) 1, 0 (d) 1, 1


Ans:- (c)

Ques 10 The following program consists of 3 concurrent processes and 3 binary semaphores. The $s_1 = 0$, $s_0 = 1$, $s_2 = 0$

Process P0	Process P1	Process P2
while (1) {	wait (s_1);	wait (s_2);
wait (s_0);	release (s_0);	release (s_0);
print '0';		
release (s_1);		
release (s_2);		
}		

How many times will P0 print '0'?

- a) Atleast twice
- b) Exactly twice
- c) Exactly thrice
- d) Exactly once



Ques 13

$s = 2$	w	x	y	z
$f(s)$	$p(s)$	$p(s)$	$p(s)$	
$x = 0$	$x = x + 1$	$x = x + 1$	$x = x - 2$	$x = x - 2$
$v(s)$	$v(s)$	$v(s)$	$v(s)$	
2				
8				

Gate 95.

Draw the precedence graph for statements S1 to S9

vars : a, b, c, d, e, f, g, h, i, j, k : semaphore;

begin

cobegin

begin : S1; v(a); v(b) end

begin : p(a); S2 ; v(c); v(d); end

begin : p(c); S4 ; v(e); end

begin : p(d); S5 ; v(f); end

begin : p(e); p(f); S7 ; v(k); end

begin : p(b); S3 ; v(g); v(h) end

begin : p(g); S6 ; v(i); end


begin : p(h); p(i); S8 v(j) end.

begin : p(j); p(k); S9 end

cobegin


end

Ans:



Date 93

Write the program for this precedence graph



begin
cobegin

begin : S1 v(a)v(b) end

begin : P(a) S2 v(c)v(d) end

begin : P(b) S3 v(e) end

begin : P(c) P(g) S4 end

begin : ~~P(d) P(e) S5~~ end P(d) P(e) P(f) S5 end

begin : S6 v(f)v(g) end


coend

end

3.


Deadlocks

Not Known




Deadlock :-

- A set of processes are said to be in deadlock if they wait for happening of an event caused by others in the same set.
- starvation is long waiting.
- deadlock is infinite waiting.



Necessary conditions for DL :-

- Mutual exclusion
- Hold and wait
- No preemption
- Circular wait



e.g. A system is having 3 user processes each requiring 2 units of resource 'R'. The minimum number of units of 'R' such that no deadlock occurs is :-

- a) 3 b) 5 c) 4 d) 6

Sdt :-

P₁ P₂ P₃

"2" 1 1 Deadlock

"3" 1 1 1 Readlock

"y" 1 1 1 1 No deadlock

↓

Finish

eg.	P ₁	P ₂	P ₃	# Res. req no deadlock?
# Res.	2	3	4	

Sol.	P ₁	P ₂	P ₃	Condition
1	1	1	1	7
	1	1	1	
			1	

eg. $P_1 \quad P_2 \quad \dots \quad P_n$ # Res seq no deadlock?

<u>Sol.</u>	P_1	P_2	\dots	P_3
	$x_1 = 1$	$x_2 = 1$	\dots	$x_n =$

$$\sum_{i=1}^n x_i - n + 1$$

Eg. There are 6 instances of a resource, and every process P_i requires 2 instances of that resource. To finish its execution, then how many processes can be present at maximum so that there will be no deadlock.

Sol.

P_1	P_2	P_3	P_4	P_5	P_6	
1	1	1	1	1	1	→ deadlock

5 processes :- No deadlock

Eg. 6 instances, $P_i = 3$ instances, max # $P = ?$
(no deadlock)

Sol.

P_1	P_2	P_3
1	1	1
1	1	1

2 processes :- No deadlock.

Eg. 100 instances, $P_i = 2$ instances, max # $P = ?$

Ans :-

99

Eg. 100 instances, $P_i = 3$ instances, max # $P = ?$

Sol.

$$n \times 2 = 100 \quad n = 50$$

49

Ex: 100 instances, $P_i = 4$ instances, max # $P = ?$

Sol.: $P_1 \ P_2 \dots \ P_{33}$
 (3) (3) (3) (1) [33]

Ex: 10 processes, each process requires 3 instances, min. # resources such that no deadlock?

Sol.: $P_1 \ P_2 \dots \ P_{10}$
 2 2 2 [21]

Ques 92: A computer system has 6 tape drives with n processes competing for them. Each process needs 3 tape drives. The maximum value of n for which the system is guaranteed to be deadlock free is:-

- a) 2 b) 3 c) 4 d) 1

Sol.: $P_1 \ P_2 \ P_3$
 2 2 2 [2] (B)

Ques 93: Consider a system having ' m ' resources of the same type. These resources are shared by 3 processes A, B and C, which have peak demands of 3, 4 and 6 respectively. For what value of ' m ' deadlock will not occur?

- a) 7 b) 9 c) 10 d) 13

Sol.: A B C
 2 3 5 (10) (9) (11) D

Gate 05

Suppose 'n' processes P_1, P_2, \dots, P_n share 'm' identical resource units, which can be reserved and released one at a time. The maximum resource requirement of process P_i is S_i where $S_i \geq 0$. Which one of the following is a sufficient condition for ensuring that deadlock does not occur?

- a) $\forall i, S_i < m$
- b) $\forall i, S_i < n$
- c) $\sum_{i=1}^n S_i < (m+n)$
- d) $\sum_{i=1}^n S_i < (m \times n)$

~~Ans:~~ P_1, P_2, \dots, P_n $S_1-1, S_2-1, \dots, S_{n-1}$

$$m \geq \sum S_i - n + 1$$

$$m+n > \sum S_i$$



Gate 06. Consider the following snapshot of a system running 'n' processes. Process 'i' is holding x_i instances of a resource 'R' for $1 \leq i \leq n$ currently all instances of 'R' are occupied. Further, for all 'i', process 'i' has placed a request for an additional y_i instances it already has. There are exactly two processes 'p' and 'q' such that $y_p = y_q = 0$. Which of the following can serve as necessary condition to guarantee that the system is not approaching a deadlock?

a) $\min(x_p, x_q) < \max_{k \neq p, q} y_k$

b) $x_p + x_q \geq \min_{k \neq p, q} y_k$

c) $\max(x_p, x_q) > 1$

d) $\min(x_p, x_q) > 1$

Sol. $P_1 \ P_2 \dots P_i \dots P_p \dots P_q$
 $x_1 \ x_2 \ \dots x_i \ \dots x_p \ x_q$
 $y_1 \ y_2 \ \dots y_p \ 0 \ 0$

$$x_p + x_q \geq \min_{k \neq p, q} y_k \quad [B]$$

Strategies for handling Deadlock :-


- ** i) Deadlock ignorance : (Ostrich approach)
- ii) Deadlock prevention.
- iii) Deadlock avoidance.
- * iv) Deadlock detection and recovery

Deadlock prevention :-

Condition	Approach
Mutual exclusion	Spool everything
Hold and wait	Request all resources initially
No preemption	Take resources away
Circular wait	Order resources numerically

- Spool everything :- Allowing all the resources to give permission to all process concurrently may cause chaos. e.g. printer

↳ One possible solution:-



Problem :- Even this is not a feasible solution for all the resources. (Process will not compete for this printer, instead will compete for this memory).

- Prevent Hold & wait :- Request all resources initially.

$$!(\text{Hold and wait}) = !\text{Hold} \text{ or } !\text{wait}$$

Before requesting a new resource, release all previously held resources. ↓
Request all resources initially

Problem:- Process cannot say before execution that what are resources it might need before execution.

- No preemption :- Take resources away

Problem:- If we pull out printer away during execution, work done by previous process will be wasted.

- Solution to circular wait :- Order resources numerically
→ Ask for resources always in ascending order

$R_1 \rightarrow R_2 \rightarrow R_3 \rightarrow R_4 \dots$

P_1 then next $P_1 \rightarrow R_1$ not possible

$P_1 \rightarrow R_4$ or R_3 possible

If every process ask for the resources in increasing order, no deadlock will occur.

Only solution which can be implemented practically

Deadlock Avoidance :-

[Safe & Unsafe Deadlock Avoidance] :-

& Banker's Algorithm :-

Consider the following system configuration

(At some instance of time, a system is having these many processes) :-

	Processors	Tape drives	Plotters	Scanners	CD ROMs
Process	A	3	0	1	1
	B	0	1	0	0
	C	1	1	1	0
	D	1	1	0	1
	E	0	0	0	0

Resources assigned

Process	Tape drives	Plotters	Scanners	CD ROMs	
Process	A	1	1	0	0
	B	0	1	1	2
	C	3	1	0	0
	D	0	0	1	0
	E	2	1	1	0

Resources still needed

$$E = (6, 3, 4, 2)$$

Resources available in total

$$P = (5, 3, 2, 2)$$

Resources assigned currently

$$A = (1, 0, 2, 0)$$

Resources available currently

- Safe state:- A state is said to be safe if there exist a sequence in which you could satisfy the need of all processes in some order without getting involved in deadlock.

Step 1 - Available: 1 0 2 0



Need of A: 1 1 0 0 X not possible

Need of D: 0 0 1 0 ✓ can be satisfied.
D will release all resources it was holding

Step 2:- Available

$$A = 1 0 2 0$$

$$\textcircled{D} \quad \underline{1 1 0 1}$$

$$A = 2 1 2 1$$

$$\textcircled{A} \quad \underline{3 0 1 1}$$

$$A = \underline{5 1 3 2}$$

$$A = 5 1 3 2$$

$$\textcircled{B} \quad \underline{0 1 0 0}$$

$$A = \underline{5 2 3 2}$$

$$\textcircled{C} \quad \underline{1 1 1 0}$$

$$A = \underline{1 2 4 2}$$

Last Step:-

$$A = \begin{matrix} 6 & 3 & 4 & 2 \\ (E) & 0 & 0 & 0 & 0 \\ A = & \hline 6 & 3 & 4 & 2 \end{matrix}$$

$D \ A \ B \ C \ E$ \rightarrow Thus it is a "safe state"
 in this order needs of
 all process are satisfied
 without deadlock.

eg. State is given in previous eg, now OS has
 get a new request from $B = (0010)$, Now OS will
 check if the state after allocating these resources
 is safe OR NOT.

Sol: New resource assigned & resource needed matrix:-

A	3	0	1	1	A	1	1	0	0
B	0	1	1	0	B	0	1	0	2
C	1	1	1	0	C	3	1	0	0
D	1	1	0	1	D	0	0	1	0
E	0	0	0	0	E	2	1	1	0

$E = (6 \ 3 \ 4 \ 2)$

$P = (5 \ 3 \ 3 \ 2) \quad A = (1 \ 0 \ 1 \ 0)$

$D = \begin{matrix} 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 1 \\ \hline 1 & 0 & 0 & 0 \end{matrix} \quad \begin{matrix} 10 & 1 & 0 \\ 0 & 1 & 1 \\ \hline 2 & 1 & 1 \end{matrix} \quad \begin{matrix} 1 & 0 & 0 \\ 3 & 2 & 1 \\ \hline 4 & 3 & 2 \end{matrix} \quad \begin{matrix} 1 & 1 & 1 & 0 \\ 1 & 1 & 1 & 0 \\ \hline 2 & 2 & 1 & 1 \end{matrix}$



	1 0 1 0	5 2 3 2
D	1 1 0 1	0 1 1 1 0
	2 1 1 1	6 3 4 2
A	3 0 1 1	0 0 0 0
	5 1 2 2	6 3 4 2
B	0 1 1 0	D A B C E
	5 2 3 2	safe state ✓

After allocating the resource to D, still we are in safe state. Thus OS will allocate the resource.

e.g. In the state of previous eg, E request for (0 0 1 0). check whether OS will grant the resources or not.

Sol: New matrices:-

A	3	0	1	1	A	1	1	0	0
B	0	1	1	0	B	0	1	0	2
C	1	1	1	0	C	3	1	0	0
D	1	1	0	1	D	0	0	1	0
E	0	0	1	0	E	2	1	0	0

resource allocated

resources still needed

$$E = (6 \ 3 \ 4 \ 2) \quad P = (5 \ 3 \ 4 \ 2) \quad A = (1 \ 0 \ 0 \ 0)$$

1 0 0 0

? No need can be completed.

Thus, ~~NOT~~ UNSAFE state

∴ OS will NOT allocate resource to "E".

Process	X	Y	Z
P ₀	1	2	1
P ₁	2	0	1
P ₂	2	2	1

alloc.

Process	X	Y	Z
P ₀	1	0	3
P ₁	0	1	2
P ₂	1	2	0


request

There are 5 units of each resource type.

Sol. $T = (5 \ 5 \ 5)$

$AL = (5 \ 4 \ 3)$

$AR = (0 \ 1 \ 2)$



Process	Allocated	maximum	Future need
P _A	1 0 2 1 1	1 1 2 1 3	0 1 0 0 2
P _B	2 0 1 1 0	2 2 2 1 0	0 2 1 0 0
P _C	1 1 0 1 1	2 1 3 1 1	1 0 3 0 0
P _D	1 1 1 1 0	1 1 2 2 0	0 0 1 1 0 ✓

Q. what is the smallest value of 'x' for which this is safe state?

$AV = 00 \times 11$

Sol.

00×11

$x_{\min} = \boxed{11}$

take $x = 1$

$$\textcircled{①} \quad \begin{array}{r} 00211 \\ 111)10 \\ 11321 \\ \hline \end{array}$$

$$x_{\min} = [2]$$

$$\textcircled{②} \quad \begin{array}{r} 1000101 \\ 22333 \\ \hline \end{array}$$

B, A ✓

Gate 14. C set - D

Q. 3)

	Alloc			Max			Future Need		
	X	Y	Z	X	Y	Z	X	Y	Z
P0	0	0	1	8	4	3	8	4	2
P1	3	2	0	6	2	0	3	0	0
P2	2	1	1	3	3	3	1	2	2

$$AV = \begin{array}{ccc} 3 & 2 & 2 \end{array}$$

Req 1

	Alloc			Future Need		
	X	Y	Z	X	Y	Z
P0	0	0	3	8	4	0
P1	3	2	0	3	0	0
P2	2	1	1	1	2	2

$$\begin{array}{ccc} 3 & 2 & 0 \end{array}$$

$$\textcircled{P2} \quad \begin{array}{r} 2 \\ 5 \\ \hline 3 \end{array} \quad \begin{array}{r} 1 \\ 3 \\ \hline 3 \end{array}$$

"REQ"

$$\textcircled{P1} \quad \begin{array}{r} 3 \\ 8 \\ \hline 2 \end{array} \quad \begin{array}{r} 2 \\ 5 \\ \hline 0 \\ 3 \end{array}$$

"NOT" permitted ✓

$$\textcircled{P0} \quad \begin{array}{r} 0 \\ 8 \\ \hline 0 \end{array} \quad \begin{array}{r} 3 \\ 5 \\ \hline 6 \end{array}$$

Req 2	Alloc			Future Need		
	X	Y	Z	X	Y	Z
P ₀	2	0	1	6	4	2
P ₁	3	2	0	3	0	0
P ₂	2	1	1	1	2	2

(1) 1 2 2

P₂ ② 1 1

② 3 3 3

P₁ 3 2 0 "REQ 2"
permitted ✓

6 5 3

P₀ 2 0 1

③ 5 4 [B]



Gates	Current Alloc			Max needed			Future need		
	R ₀	R ₁	R ₂	R ₀	R ₁	R ₂	R ₀	R ₁	R ₂
P ₀	1	0	2	4	1	2	3	1	0
P ₁	0	3	1	1	5	1	1	2	0
P ₂	1	0	2	1	2	3	0	2	1

$$AV = (2 \ 2 \ 0)$$

$$Rg = P_0 : (0 \ 1 \ 0)$$

	curr alloc			future need			AV = 2 1 0
	R ₀	R ₁	R ₂	R ₀	R ₁	R ₂	
P ₀	1	1	2	3	0	0	"unsafe"
P ₁	0	3	1	1	2	0	
P ₂	1	0	2	0	2	1	


Resource Allocation Graph



Single instance resource type
 Graphs :- If there is a cycle,
 there will be "deadlock" surely.
 (Sufficient condition)

		alloc	request	
		R_1	R_2	$R_1 \rightarrow R_2$
P_1	P_1	1	0	$0 \rightarrow 1$
	P_2	0	1	

$Aug = (0 \ 0)$
 thus "unsafe"
 \therefore deadlock ✓



• Multi instance resource type graph.

	alloc		request	
	R ₁	R ₂	R ₁	R ₂
P ₁	1	0	0	1
P ₂	0	1	1	0
P ₃	0	1	0	0

$$ar = (0 \ 0)$$

$$(P_3) \quad \underline{0 \ 1}$$

$$\underline{0 \ 1}$$

$$(P_1) \quad \underline{1 \ 0}$$

$$\underline{1 \ 1}$$

$$(P_2) \quad \underline{0 \ 0 \ 1}$$

$$\underline{1 \ 2}$$


$P_3 \rightarrow P_2$

"Safe state"

∴ Deadlock free

- Even though there is a cycle, there is NO deadlock, i.e. in multi-instance resource type graph, a cycle need not necessarily mean deadlock.
- But still, if there has to be a deadlock, then there has to be a cycle. Thus cycle is a "necessary condition" in multi-instance resource type graph but NOT "sufficient condition".
- Instead, cycle is a "necessary & sufficient" condition for single instance resource type graph.

Q7a) 94



	alloc			request		
	R ₁ R ₂ R ₃			R ₁ R ₂ R ₃		
P ₀	1	0	1	0	1	1
P ₁	1	1	0	1	0	0
P ₂	0	1	0	0	0	1
P ₃	0	1	0	0	2	0

av :- (0 0 1)

$$\begin{array}{r} \textcircled{P}_2 \\ \frac{0 \ 1 \ 0}{0 \ 1 \ 1} \end{array}$$

$$\begin{array}{r} \textcircled{P}_0 \\ \frac{1 \ 0 \ 1}{1 \ 1 \ 2} \end{array}$$

$$\begin{array}{r} \textcircled{P}_1 \\ \frac{1 \ 1 \ 0}{2 \ 2 \ 2} \end{array}$$

$$\begin{array}{r} \textcircled{P}_3 \\ \frac{0 \ 1 \ 0}{2 \ 3 \ 2} \end{array}$$

P₂ P₀ P₁ P₃

"safe"

and : NO deadlock

Deadlock Allocation & Recovery Detection

Detect

↓
Single instance
resource type

↓
detect cycle
(use DFS)

↓
Multi
instance
resource type

↓
Safety
algorithm

• manual
interaction

Recovery

↓
Resources

↓
Preempt

↓
Roll
back

↓
from user
& give it
to other

↓
checkpoint
if lucky
required
deadlock
resolved

↓
Processes

↓
Kill
a
process

↓
kill
all
processes

↓
kill
&
restart
them


4.

Memory Management

Page 73

Need of Multiprogramming

CPU can directly access registers, main memory or cache



Problem:- All these components are costly

e.g. 4 MB MM, 4 MB process

1 process - fraction of 'p' time doing I/O

CPU util = ?

$$\text{CPU util} = (1-p)$$

i.e. $p = 80\%$, CPU util = 20% (very low)

e.g. 16 MB MM, 4 MB processes

then # processes = 4 1 process = p doing I/O

Probability that all doing I/O during same time

$$= p^4$$

$$\text{CPU util} = (1-p^4)$$

processes ↑, util ↑

If $p = 80\%$, CPU util = $\approx 60\%$

eg. 32 MB MM, 4MB process

8 processes

$$\text{CPU util} = (1 - p^8) \approx 83\% \quad \text{for } p = 80\%$$

eg. 48 MB MM, 4MB process, 12 processes

$$\text{CPU util} = (1 - p^{12}) \approx 93\%$$

- CPU util = $1 - (p)^n$

where n is the # processes that can be present in memory at same time.


- CPU util \propto degree of multiprogramming n

As $n \rightarrow \infty$, CPU util $\rightarrow 1$

\therefore For CPU util to be 100%, n should be ∞

For this, MM size should be ∞ (very very costly). \rightarrow Use the memory in such a way.

Object Code Relocation & Linker



↓
Compiler

assembly code

↓
Assembler

↓
Obj code

object code

Header
Text Segment
Data Segment
Relocation Info
Symbol Table
Debugging Info

absolute address

relocated address

relocation

min()	100
printf()	-
scanf()	-

resolution is
done by
linker

Object code: A
call: B, C, D

Object code: B
Call: D, E
Call: printf

C, D, E = system library

library
C
D
E
F
⋮

linker

2 passes

I phase

- (i) Segment table
- (ii) Symbol table

~~executable code~~
object code

II phase

resolve undefined
references

A
B
C
D
E



printf()

Stub(or) glue code

Responsibilities

- (i) Relocation
- (ii) Symbol resolution


Loader :-



(i) Program loading

Program

HDD → memory
to run



absolute code

(ii) Relocation

(iii) Symbol resolution

linker :-

Symbol resolution + Relocation

loaders

Program loading + relocation.

Compile time : Symbol constants \rightarrow relocatable address

Int time;

Relocatable code → Relocatable addresses
ext ref.

Toad time :-

Relocatable addr. → Absolute addresses

Run time :-

Dynamic link libraries are linked using OS support.



Gate 95: A linker is given object modules for a set of programs that were compiled ~~successfully~~ separately. What information need not be included in an object module?

- a) Object code
- b) Relocation bits
- c) Names & locations of all external symbols defined in the object module.
- d) Absolute addresses of internal symbols.

Ans:- (d)

Gate 96: In a resident OS computer, which of the following system s/w must reside in the main memory under all situation

- a) assembler
- b) linker
- c) loader
- d) compiler

Ans:- (c)

Gate 97: The process of assigning load addresses to the various parts of the program and adjusting the code and data in the program to reflect the assigned addresses is called

- a) Assembly
- b) parsing
- c) Relocation
- d) symbol resolution

Ans:- (c)

Gate 04 Consider a program 'p' that consists of two source modules M_1 and M_2 contained in two different files. If M_1 contains a reference to a function defined in M_2 , the reference will be resolved at

- a) Edit time
- b) Compile time
- c) Link time
- d) Load time

Ans. (c)

Gate 02. Dynamic linking can cause security concerns because:-

- a) Security is dynamic.
- b) the path for searching dynamic libraries is not known till run time.
- c) linking is insecure
- d) cryptographic procedures are not available for dynamic linking.

Ans. (B)


Gate 03. which of the following is NOT an advantage of using shared, dynamically linked libraries as opposed to using statically linked libraries?

- a) smaller sizes of executable file.
- b) lesser overall page fault rate in the system.
- c) faster program setup
- d) existing programs need not be relinked to take advantage of newer versions of libraries.

Ans. (B)

Fixed Partitioning


Contiguous memory allocation



Problems :-

- Internal Fragmentation
- limitation process size.
- External fragmentation.
- Degree of multiprogramming limited.

Relocation & Protection in H/W




→ under the control of OS. (privilege registers)

Dynamic Partitioning

Fixed




Dynamic





In dynamic partitioning - no internal fragmentation

- If there is internal fragmentation, there is definitely external fragmentation.



Now 1KB space & 3 KB space

is freed up then :-

we have 4 KB free space but
is not contiguous so we cannot

give it to anyone - External fragmentation.

In dynamic partitioning - external fragmentation
is present

- No internal fragmentation \rightarrow no external fragmentation

one solution

Compaction/ Defragmentation :- Pull filled blocks together & free space together so that entire free space comes together as a big block.


Advantages:-

- (i) Degree of MP is dynamic (not fixed)
- (ii) No limitation on size of the process
- (iii) No internal fragmentation.

Data structures
for partitioning

Bit-Map


linked-list



Disadvantages :-

- (i) Allocation & deallocation of memory is complex
- (ii) External fragmentation

Bit Map for Dynamic Partitioning :-



Allocation unit size

1 bit
1 byte

fraction of memory used by bit map


$\frac{1}{2}$

$\frac{1}{32}$

widely used Allocation unit


space wastage ↑ (\rightarrow static part.)
memory wastage ↑ (fraction ↑)

Linked List for Dynamic Partitioning




- Memory required for linked list is less than bit-map with 4B allocation units (found experimentally)
- Maintain list in the increasing order of starting address, so that deleting & merging can be easy.
- Doubly linked list is more beneficial.

First Fit



Next Fit



Best Fit :- P H-20MB P H-10MB P H-5MB +


→ 

smallest hole greater than or equal to demand.
Not good approach. smaller portions left will not be used.

Worst Fit :-


largest hole will be allocated.

Quick Fit :-




Ques 14


Process requests 300K, 25K, 125K, 50K




a) Either FF or BF




b) FF but not BF



c) BF but not FF



d) None




Ques 98

A 1000 KB memory is managed using variable partitions but no compaction. It currently has two partitions of sizes 200 KB & 260 KB respectively. The smallest allocation request in Kbytes that could be denied is for

- a) 151 b) 181 c) 231 d) 541

Sol-



$$200 + 260 + 231 = 691$$

$$3x = 1000 - 691 = 309 \quad x = 103$$

[B]

also,

(largest pr. size that could be denied = 541)


Ques 98

In a computer system where the 'best-fit' algorithm is used for allocating 'jobs' to 'memory partitions'; the following situation was encountered

Partitions Size in KB	4K	8K	20K	2K			
Jobs	2k	14k	3k	6k	10k	20k	2k
Time for execution	4	10	2	1	1	8	6

When will the 20k job complete?

Ans:



4K	3K (0-2)		
8K	6K (0-7)	2K (1-7)	
20K	14K (0-10)	10K (10-15)	20K (11-19)
2K	2K (0-4)		

19

Summary on Partitioning




Partitioning

Static or
Fixed

Equal
sized

Unequal
sized

Dynamic



No internal
fragmentation

IF ↑

IF ↓

EF ↑

EM ↗ ↑

EF ✓
strategy

Solution

compaction
costly

Non-Contiguous
allocation

Pages

Segmentation

4

Overlays

Some size of program > size of biggest partition

Q Consider a 2 pass assembler:

Pass 1 : 70 KB

Pass 2 : 80 KB

Symbol table : 30 KB

Common Routine : 20 KB

Total memory : 200 KB


But at any time only one pass will be in use
and both the passes always need ST and CR.
If overlay driver is 10 KB, then what is the minimum
partition size required?

Ans.

$$\begin{aligned}\text{Pass 1 requirement} &= 70 + 30 + 20 + 10 \text{ KB} \\ &= 130 \text{ KB}\end{aligned}$$


$$\begin{aligned}\text{Pass 2 requirement} &= 80 + 30 + 20 + 10 \text{ KB} \\ &= 140 \text{ KB}\end{aligned}$$

$$\text{min requirement} = \boxed{140 \text{ KB}}$$



Gates 8



The overlay tree for a program is shown below:





What will be the size of partition (in physical memory) required to load (and run) this program?

- A) 12KB B) 14KB C) 10KB D) 8KB

Ans: Max = R + C + G = 14 KB (B)





• Logical address \rightarrow Physical Address

e.g.

$$\text{Memory} = 64 \text{ B}$$

$$2^6 = 64 \rightarrow 6 \text{ bits}$$

$$\text{Frame} = 4 \text{ B}$$

$$\# \text{ Frames} = \frac{64}{4} = 16$$

$$\text{Process} = 16 \text{ B}$$


$$\text{Page Size} = 4 \text{ B}$$

$$\# \text{ Pages in Process} = \frac{16}{4} = 4$$

0	0	1	2	3	X
1	4	5	6	7	P1
2	8	9	10	11	P2
3	12	13	14	15	P3
4	16	17	18	19	P4
5	20	21	22	23	P5
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					

0	0	1	2	3
1	4	5	6	7
2	8	9	10	11
3	12	13	14	15

Process P1




Page table

0	f2
1	f3
2	f4
3	f5

$$[0, 1, 1, 0] \rightarrow [0, 0, 1, 1, 0]$$

Page offset frame offset

word :- Smallest addressable unit in a computer.



Physical address Space = Size of main memory

$$\text{e.g. } \text{PAS} = 128 \text{ } \times \text{B}, \text{ WS} = 4 \text{ B}$$

$$= 2^{15} \text{ words}$$

$$\therefore \text{PA} = 15 \text{ bits}$$

eg: PAS = M words, PA = $\log_2 M^?$ bits.

logical address space = size of a process

eg: LAS = 256 MB, WS = 4B
 $= 2^{28} B$
 $\Rightarrow = 2^{28}$ words

Logical address LA = 26 bits

Virtual Memory :- Whenever the size of process is larger than the size of main memory. We put only a part of process in MM & be able to run it.

Nowadays, virtual memory is also used to run smaller processes (to increase degree of multiprogramming)

* Page size = Frame size = P words

bits required (Page offset)

$$= \lceil \log_2 P \rceil \text{ bits}$$

eg: Page size = 4 KB, Word size = 4B

Words / page = 1K words
 $= 2^{10}$ words

bits = 10 (offset)



Page Table

PAS = Main Memory Size = m words

L words

Page Size = P words


PA = $\lceil \log_2 M \rceil$ ~~words~~^{bits} = m bits

LA = $\lceil \log_2 L \rceil$ = l bits

Page ^{Offset} Size = $\lceil \log_2 P \rceil$ = p bits

eg ① LAS = 128 MB = 2^{27} B
 PAS = 1 MB = 2^{20} B } virtual address has to be used
 PS = 4 KB = 2^{12} B

LA = 27, PA = 20 bits, Page offset = 12 bits




PAS = 2^m words


frames = 2^{m-p} frames

LAS = 2^l words PS = 2^p words

pages = 2^{l-p} pages



Page table will contain 2^{l-p} entries (# pages)



If size of page table entry is given - Fine, take it, if not given - we can calculate it

Each entry of page table contains frame number,
no. of bits for frame identification = $m-p$ bits

$$\therefore \text{Size of page table} = (2^{l-p}) \cdot (m-p) \text{ bits.}$$

eg: $LA = 27$ bits, $PA = 20$ bits, $P_{off} = 12$ bits

15	12
Page no.	Page off

8	12
Frame no.	Frame off

$$\text{Size of page table} = 2^{15} \times 8 \text{ bits} = 32 \text{ KB.}$$

Page size = 4 kB , Page Table size = 32 kB

Nov 2023

Date

Page



93

" Cannot fit in one page"
divided into pages (Multi-level paging)

LAS	PAS	LA	PA	Page size	Page offset	Page frame	PTE	PT size
128 kB	128 kB	17	17	4 kB	12	32	32	5 bits
256 kB	1MB	18	20	4 kB	12	64	256	5x32 bits
1MB	256 kB	20	18	1 kB	10	2 ¹⁰	256	128 B
1MB	512 MB	20	29	2 ¹² B	12	256	1B	1 kB
1MB	1MB	20	29	2 ¹² B	12	256	17 bits	32x17 B
4MB	2MB	22	21	2 ¹² B	12	2 ¹⁰	256	128x9 B
4MB	4MB	22	22	2 ¹² B	14	2 ⁸	1B	256 B

each word is one byte (system is byte addressable)

Page Table Entry



Gate 04. In a virtual memory system, size of virtual address is 32 bit, size of physical address is 30 bit, page size is 4KB, and size of each page table entry is 32-bit. The main is byte addressable which of the following is maximum number of bits that can be used for storing protection & other information in each page table entry

- a) 2 b) 10 c) 12 d) 14

Sol:-

$$\text{# frames} = 2^{30-12} = 2^{18}$$

18

$32 - 18$

$$= 14$$

D

Multi-level Paging

e.g. LA = 22 bits


$$LAS = 2^{22} B = 4MB$$

$$\text{Page Size} = 4KB$$

$$\text{offset} = 12 \text{ bits}$$

$$\# \text{ Pages} = 2^{10} = 1024 = 1K$$

$$\text{PTE} = 4B, \quad \text{PTS} = 1K \times 4B = 4KB$$



e.g. LAS = 2³² B

$$PS = 4KB$$


$$PAS = 2^{44} B$$

Page Table



$$\# \text{ Entries} = \# \text{ pages} = 2^{20}$$

$$\text{PTS} = (2^{20} \times 4) B = 4MB$$



$$\# \text{ entries present in each page (Max)} = \frac{4KB}{4B} = 1K$$

④ Page fault for every instr. is called "trashing".

Ex:	VA	Page size	PTE	PT1	PT2	PT3	address split			
							PT3	PT2	PT1	Page offset
①	48	16KB	4B	64GB	16MB	4KB	10	12	12	14
②	64	1MB	4B	64TB	256 MB	1KB	8	18	18	20
③	72	16GB	4B	16TB	64KB	-	14	28	30	
④	72	256MB	4B	64TB	1MB	-	18	26	28	
⑤	72	16MB	4B	1PB	256 MB	64 B	4	22	22	24

Sol-④ ④ $\boxed{34} \quad \boxed{14}$ $\# \text{ pages} = 2^{34}$

$$\text{Size (PT1)} = 2^{34} \times 4B = 2^{36} B = 64GB$$

PT3 (# pages) $\frac{2^{36}}{2^{14}} = 2^{22}$ Size(PT2) = $2^{22} \times 4B = 2^{24} B = 16MB$

PT2 (# pages) $\frac{2^{24}}{2^{14}} = 2^{10}$ Size(PT3) = $2^{10} \times 4B = 4KB$


(2)	44	20
-----	----	----

$$\# \text{ pages} = 2^{44}$$

$$\text{Size (PT1)} = 2^{44} \times 4B = 2^{46} B$$

$$\# \text{ Pages (PT1)} = \frac{2^{46}}{2^{20}} = 2^{26} \quad \text{Size (PT2)} = 2^{26} \times 4B = 2^{28} B$$

$$\# \text{ Pages (PT2)} = \frac{2^{28}}{2^{20}} = 2^8 \quad \text{Size (PT3)} = 2^8 \times 4B = 2^{10} B$$



(3)	42	30
-----	----	----

$$\# \text{ pages} = 2^{42}$$

$$\text{Size (PT1)} = 2^{42} \times 4B = 2^{44} B$$

$$\# \text{ Pages (PT1)} = \frac{2^{44}}{2^{30}} = 2^{14} \quad \text{Size (PT2)} = 2^{14} \times 4B = 2^{16} B$$

(4)	44	28
-----	----	----

$$\# \text{ pages} = 2^{44}$$

$$\text{Size (PT1)} = 2^{44} \times 2^2 = 2^{46}$$

$$\# \text{ Pages (PT1)} = \frac{2^{46}}{2^{28}} = 2^{18} \quad \text{Size (PT2)} = 2^{18} \times 4B = 2^{20} B$$

(5)	48	24
-----	----	----

$$\# \text{ pages} = 2^{48}$$


$$\text{Size (PT1)} = 2^{48} \times 2^2 = 2^{50}$$

$$\# \text{ Pages (PT1)} = \frac{2^{50}}{2^{24}} = 2^{26}$$

$$\text{Size (PT2)} = 2^{26} \times 2^2 = 2^{28}$$

$$\# \text{ Pages (PT2)} = \frac{2^{28}}{2^{24}} = 2^4$$

$$\text{Size (PT3)} = 2^4 \times 2^2 = 2^6$$



eg.	Page size	PTE	Outer page table size	levels of Paging	virtual address spaces
①	4 KB	4B	4 KB	1	22 bits (4 MB)
②	4 KB	4B	4 KB	2	32 bits (4 GB)
③	4 KB	4B	4 KB	3	42 bits (4 TB)
④	4 KB	4B	256 B	1	256 KB (18 bits)
⑤	4 KB	4B	256 B	2	256 MB (28 bits)
⑥	4 KB	4B	256 B	3	256 GB (38 bits)


Assume that except the outer level page table, all the pages of inner level PT are completely full.

sol:

$$\textcircled{1} \quad \# \text{Pages} = \frac{4 \text{ KB}}{4 \text{ B}} = 2^{10}$$



$$\textcircled{2} \quad (\# \text{Pages})_{\text{PT1}} = 2^{10}$$



$$\textcircled{3} \quad \boxed{10 \ 10 \ 10 \ 12} \quad 2^{42}$$

$$\textcircled{4} \quad \boxed{6 \ 12} \quad 2^{18}$$

$$\textcircled{5} \quad \boxed{6 \ 10 \ 12} \quad 2^{28}$$

$$\textcircled{6} \quad \boxed{6 \ 10 \ 10 \ 12} \quad 2^{38}$$

eg. Fill in the blanks in such a way that the page table will fit in one page in single-level paging.

	VAS	PS	PTE
①	4MB	4KB	4B
②	4GB	128KB	4B
③	128TB	32MB	8B
④	256MB	32KB	4B
⑤	512KB	1KB	2B
⑥	16GB	256KB	4B

Sol ① $\begin{array}{|c|c|} \hline 10 & 12 \\ \hline \end{array}$ $\frac{2^{12}}{2^{10}} = 2^2$

② $\begin{array}{|c|c|} \hline 15 & 17 \\ \hline \end{array}$ $\frac{2^{17}}{2^{15}} = 2^2$


③ $\begin{array}{|c|c|} \hline 22 & 25 \\ \hline \end{array}$ $\frac{2^{25}}{2^{22}} = 2^3$

④ $\begin{array}{|c|c|} \hline 8 & x \\ \hline \end{array}$ $x - y = 2$
 $x + y = 28$
 $2x = 30$ $x = 15$ $y = 13$

⑤ $x + y = 19$ $2x = 20$ $x = 10$
 $x - y = 1$

⑥ $x + y = 34$ $2x = 36$ $x = 18$
 $x - y = 2$

- Gated 01 Consider a m/c with 64MB physical memory and 32-bit virtual address space. If the page size is 4KB, what is the approximate size of PT?
- a) 16 MB b) 8 MB c) 2 MB d) 24 MB



Ques. 99 Which of the following is/are advantages of virtual memory?

- x a) Faster access to memory on an average
- x b) Processes can be given protected address spaces.
- x c) Linker can assign addresses independent of where the program will be loaded in the physical memory.
- ✓ d) Programs larger than the physical memory size can be run.

Ans: (d)

Ques. 95 In a virtual memory system, the address space specified by the address lines of CPU must be _____ than the physical memory size and _____ than the secondary memory size.

Sol: more, less

Gate 97

Dirty bit for a page in Page table.

- (a) Helps avoid unnecessary writes on paging device.
- (b) Helps maintain LRU information
- (c) Allows only read on a page
- (d) None

Ans: (A)

Gate 98

A computer system supports 32-bit virtual addresses as well as 32-bit physical addresses. Since the VAS is of same size as PAs, the OS designers decide to get rid of VM entirely. Which of the following is true?

- (a) Efficient implementation of multi user support is no longer possible
- (b) The processor cache organization can be made more efficient now.
- (c) HW support for memory management is no longer needed
- (d) CPU scheduling can be made more efficient now.


Ans: (A)

Gate 98 PA = 36 bits, VA = 32 bits, PS = 4 KB, PTE = 4 B. A three level PT is used. VA is divided as follows:-

- Bits 30-31 are used to index I level PT.
- Bits 21-29 are used to index II level PT.
- Bits 12-20 are used to index III level PT.
- Bits 0-11 are used as offset within page.

(*) ~~no. of bits in PTE for frame no)~~ level PT are :-

- Then PTE sizes in I, II, III level PT are :-
 a) 20, 20, 20 b) 24, 24, 24
 c) 24, 24, 20 d) 25, 25, 24



$$3 \times 12 = 20$$

$$1 \text{ KB} = 4 \text{ B}, \text{ PTE} = 4 \text{ B}$$

$$\frac{2^{20} \times 2^{12}}{2^9}$$

24 bits

$$2^{20} \times 4 \text{ B} = \frac{2^{22} \text{ B}}{2^9 \text{ KB}} = 2^{10}$$

Category A multilevel PT is preferred in comparison to single level PT for translating VA to PA because,

- (A) It reduces the memory access time to read or write a memory location.
- (B) It helps to reduce the size of PT needed to implement the virtual address space of a process.
- (C) It is required by the translation lookaside buffer.
- (D) It helps to reduce the number of page faults in page replacement algorithms.



Ans. (B)



Gate 02 $VA = 32$, $PA = 32$ Byte addressable. $PS = 4kB$. Two level P.T., $PTE = 4B$.

- Diagram showing VA to PA conversion.
- Page table entries in each page.
- How many bits are available for storing protection & other information in each PTE.

Sol: (a)



(b) # PTE = ~~2^20~~ / 2^{10}

(c) # frames = 2^{20} , $PTE = 4B = 32$

bits (extra) = $32 - 20 = 12$

Gate 08


- 1) Dirty
- 2) R/W
- 3) Reference
- 4) Valid
- a) Page initialization
- b) write-back policy
- c) Page protection
- d) Page replacement policy

Ans: 1 \rightarrow B
2 \rightarrow C


3 \rightarrow D
4 \rightarrow A

Gate B


(52) $VA = 46 \quad PA = 32$



~~4B × let size = p bytes~~



$$\# \text{ entries in one page} = \frac{P}{u}$$



$$VAS = \left(\frac{p}{u}\right)^3 * P$$

$$\# \text{ pages} = \left(\frac{p}{u}\right)^3$$

$$u = 2^{46}$$

$$\Rightarrow p^u = 2^{52}$$

$$\Rightarrow p = 2^{13} = 8KB$$

Finding optimal page size

- PS ↑ PTS ↓

~~overhead~~ average page wastage = $\left(\frac{1}{2}\right)$ page

say, page size = p bytes, PTE = e bytes

on average, VAS = S bytes

$$\text{Overhead} = \left(\frac{p}{2}\right) + \left(\frac{S}{p}\right) * e$$

↑
page
Wasted # pages
on avg.
(a waste)

minimize the overhead :-

$$\frac{dov}{dp} = 0 \rightarrow \frac{1}{2} - \frac{se}{p^2} = 0 \\ \Rightarrow p = \sqrt{2se}$$

For avg. virtual address space (s) and page table entry (e), the value of page size so that overhead is minimized, $p = \sqrt{2se}$


eg.	S	e	$\rightarrow p$
①	4KB	8B	256B
②	16MB	2B	8KB
③	256GB	32B	4MB



$$① p = \sqrt{2 \times 2^{12} \times 2^3} \\ = 2^8 B$$

$$② p = \sqrt{2 \times 2^{24} \times 2} \\ = \sqrt{2^{26}} = 2^{13} B$$

$$③ p = \sqrt{2^{38} \times 2^5 \times 2} \\ = \sqrt{2^{44}} = 2^{22} B$$

VIRTUAL MEMORY






$$\text{Effective access time} = 2 \times m$$

(due to paging)

- And by using multi-level page tables, the effective access time increases even more.



$$EAT = (L+1) \times m$$

Solution

no. of levels

- We load entire page table into registers \rightarrow

Problems

- Registers are costly and don't have that much space to load entire page table
- We have to load entire page table into registers in context switching, thus context switching time increases.

Solution

load page table in some point in main memory and load base address of page table in one register.

Final Solution

We will not use main memory and also not use registers, we will use some kind of memory which is faster compared to main memory but cheaper compared to registers - "CACHE".

Also called "TLB" (Translation Lookaside Buffer).


Locality of Reference - A process will access only few pages for a long time; and these few pages will keep on changing but, at any point of time, a process will not access all the pages available; it needs only few pages.

Concept :- whenever you need any page, then (of TLB) the particular page table entry will be referred, and whenever a particular page table entry is referred for the first time, we are going to the page table entry inside

TLB

(key)

Page Table



TLB also called "associative memory".

- TLB only contains frequently used page table entries.

e.g. $t_{\text{TLB access time}} = 20 \text{ ns}$
 $t_{\text{main memory access time}} = 100 \text{ ns}$

If page you are searching is present in TLB,
 $EAT = 20 \text{ ns} + 100 \text{ ns} = 120 \text{ ns}$

If the entry is NOT present in TLB then,
 $EAT = 20 \text{ ns} + 100 \text{ ns} + 100 \text{ ns} = 220 \text{ ns}$

→ called "TLB Hit".

Now if 80% result in TLB hit & 20% miss.

$$\begin{aligned} EAT &= 0.8 \times 120 + 0.2 \times 220 \\ &= 96 + 44 = 140 \text{ ns} \end{aligned}$$

(without TLB at all, $EAT = 200 \text{ ns}$).

• p = TLB hit rate

$$EAT = p(t+m) + (1-p)(t+2m)$$

for l levels paging,

$$EAT = p(t+m) + (1-p)((l+1)m + t)$$

Ques 08 A paging scheme uses TLB. A TLB access takes 10 ns and main memory access takes 50 ns. What is the effective access time (in ns) if the TLB hit ratio is 90%, & there is no page fault?

- a) 54 b) 60 c) 65 d) 75

$$\text{Sol. } 0.9(10 + 50) + 0.1(10 + 100) \\ = 0.9 \times 60 + 0.1 \times 110 \\ = 54 + 11 = 65 \quad \boxed{c}$$

eg.	TLBA	MA	LTB H	PT levels	EMAT
①	20ns	100ns	80%	1	140 ns
②	20ns	100ns	80%	2	160 ns
③	20ns	100ns	80%	3	180 ns
④	20ns	100ns	90%	1	130 ns
⑤	20ns	100ns	60%	1	160 ns
⑥	20ns	100ns	50%	1	170ns

Assume no page faults

$$\text{Sol. } ① 0.8 \times 120 + 0.2 \times 220 \quad ⑦ \quad 0.8 \times 120 + 0.2 \times 320 \\ = 96 + 44 = 140 \text{ ns} \quad = 96 + 64 = 160 \text{ ns}$$

$$③ 0.8 \times 120 + 0.2 \times 420 \\ = 96 + 84 = 180 \text{ ns}$$

$$④ 130 = x \times 120 + (1-x)220 \\ \Rightarrow 100x = 220 - 130 = 90$$

$$⑤ 160 = 0.6 \times (100+x) + 0.4 \times (200+x) \\ x = 160 - 60 - 80 = 20$$

$$⑥ 2 \times 170 = x + 20 + 2x + 20 \\ x = 340 - 40 = 100$$

Summary on TLB

$$\text{TLB access} = t \quad \text{main memory AT} = m$$

$$\text{TLB miss rate} = p$$

$$EMAT = p(t+m+m) + (1-p)(t+m)$$

effective memory
access time

$$= p(t+2m) + (1-p)(t+m)$$


$$= pt + 2pm + t + m - pt - pm$$

$$= pm + t + m$$


$$EMAT = t + m + pm$$

↑ ↑ ↓
 TLB + memory + miss × memory
 time fetch rate × access

$$\textcircled{O} \quad y = (c) + xa$$



Demand paging :- We do not load the page until it is required.



Page fault :-

When page fault occurs, page is to be loaded to MM from HDD.

Memory access time - (ns)

Context switching time - (ns)

Copy (HDD \rightarrow MM) - (ms)

Context switch - (ns)

Mod Kamal

Date _____

Page _____


III

Thrashing :-

When lots of page faults ($\#$ page faults = $\#$ memory references) i.e. for every memory reference, there is a page fault.

To eliminate thrashing, come up with a better guess which what is the requirement in future

$$EMAT = p(C \text{ service time}) + (1-p)(MAT)$$



Ques 11) Let the page fault service time be 10 ms in a computer with avg. MAT being 20 ns. If one page fault is generated for every 10 memory accesses, what is effective access time for the memory
A) 2 ns B) 30 ns C) 23 ns D) 35 ns


Sol.

$$\frac{1}{10^6} \times 100 \times 10^{-6} \text{ ns} + 20 \text{ ns}$$
$$\approx 30 \text{ ns}$$

B

$$\begin{aligned} \text{EMAT} &= p(\text{PS}) + m + (1-p)(m) \\ &= p(\text{PS}) + pm + m - mp \\ \text{EMAT} &= p(\text{PS}) + m \end{aligned}$$

$$y = mx + c$$



Gate 98 If an instruction takes i microseconds and a page fault takes an additional j μs ; the effective instruction time if on the average a page fault occurs every k instructions is:-

- A) $i + (j/k)$ B) $i + j * k$
 C) $(i+j)k$ D) $(i+j) * k$

Sol. $i + \frac{1}{k}(j)$ (A)

Gate 00 Suppose the time to service a page fault is on average 10 ms , while a memory access takes 1 μs . Then a 99.99 % hit ratio results in average memory access time of
 A) 1.9999 ms B) 1 ms C) 9.9999 μs D) 1.999 μs

Sol. $\frac{99.99}{100} \times 1 + \frac{0.01 \times 20 \times 10^3}{100} \mu\text{s}$

2 μs

A demand paging system takes 100 time units to service a page fault and 300 time units to replace a dirty page. Memory access time is 1 time unit. The probability of a page fault is 'p'. In case of page fault the probability of page being dirty is also 'p'. It is observed that the average access time is 3 time units. Then value of p is

- A) 0.194 B) 0.233 C) 0.514 D) 0.981

$$\text{Sol. } \begin{aligned} 3 &= (1-p) \times 1 + p(1-p) \times 100 + p^2 \times 400 \\ \Rightarrow 3 &= 1 - p + 100p - 100p^2 + 400p^2 \\ \Rightarrow 300p^2 + 99p - 2 &= 0 \\ \Rightarrow p &= \frac{-99 + \sqrt{91^2 + 8 \times 300}}{2 \times 300} \\ &= \frac{-99 + 110.46}{600} \approx 0.01919 \\ &\approx 1.91\% \end{aligned}$$

~~$$PS = (1-p) \times 100 + p \times 300$$~~

~~$$= 100 + 200p$$~~

~~$$EMAT = 1 + 100p + 200p^2 = 3$$~~

$$\Rightarrow 200p^2 + 100p - 2 = 0$$

$$\Rightarrow 100p^2 + 50p - 1 = 0$$

$$\Rightarrow p = \frac{-50 + \sqrt{2500 + 400}}{200}$$

$$= \frac{3.85}{200} = 0.019$$


→ A
wrong answer in options

Gate 03^{ce}

A processor uses 2 level paging. $VA = PA = 32$ bits.
Byte addressable

VA

DTE = 4 Bytes



TLB has hit ratio of 96%. Cache has hit ratio of 90%. Main memory access time is 10 ns, cache access time is 1 ns and TLB access time is 1 ns.

Q.1 Assuming no page faults, the average time taken to access a VA is approx. (to nearest 0.5 ns)

A) 1.5 ns

B) 2 ns

C) 3 ns

D) 4 ns

$$\text{Sol. } 0.96 \times 1 + 0.04 \times 0.9 \times (10+1) + 0.04 \times 0.9 \times (10+1) \\ 0.96 \times 1 + 0.04 \times 0.96 \times 2 + 0.04 \times 0.04 \times 0.9 \times$$

$$\text{Avg. time taken to access VA} = (VA \rightarrow PA) + \text{Fetch the word from process}$$

$$= t + (1-p_c)(K * m) + c + (1-p_c)m$$

$$= 1 + 0.04 \times (2 \times 10) + 1 + 0.1 \times 10$$

$$= 1 + 0.8 + 1 + 1$$

$$= 3.8 \text{ ns } \textcircled{D}$$

Q.2:

Suppose a process has the following ~~data~~ pages in virtual address space: two contiguous code pages starting at virtual address 0x00000000, two contiguous data pages starting at virtual address


0x00400000 and a stack page at virtual address 0x FFFF F000. The amount of memory required for storing page tables for this process:-

- A) 8 KB B) 12 KB C) 16 KB D) 20 KB

Sol. Size of page = 4 KB # pages = 2^{20}
~~(PTE = 4 B, PTS = 4 MB)~~

2 levels of paging


pages in MM = $1 + (1 + 1 +) = 4$
 Outer 2 of 20 bits of data code of stack



Total mem. req = $4 \times 4 \text{ KB} = 16 \text{ KB}$ (C)

Ques 4 Consider a system with 2-level paging scheme in which a regular memory access takes 150 ns and servicing a page fault takes 8 ms. An average instruction takes 100 ns of CPU time and two memory accesses. The TLB hit rate is 90% and page fault rate is one in every 10,000 instructions. What is the effective average instruction execution time?

- A) 645 ns B) 1050 ns C) 1215 ns D) 1230 ns



Sol.

EAT

~~EMAT~~ = ~~0.4x~~ + (Access the byte from PA)
(VA → PA) +

$$= t + p_{tm} (k \times m) + m + p_{pf} (s)$$

$$= 0 + 0.1 \times 2 \times 150 + 150 + \frac{1}{10000} \times 8 \times 1000000$$

$$= 30 + 150 + 800$$

$$= 980 \text{ ns}$$

$$\text{Avg. inst time} = 100 + 2 \times 980 \text{ ns}$$

$$= 2060 \text{ ns}$$

Ques 14

Consider a paging hardware with a TLB. Assume that the entire page table and all the pages are in physical memory. It takes 10 ms to search the TLB and 80 ms to access physical memory. If the TLB hit ratio is 0.6, the effective memory access time (in ms) is 122

Sol.

①

$$80 + 0.4x$$

~~$$10 + 80 + 0.6 \times 80 \text{ ms}$$~~
~~$$90 + 48 \text{ ms} = 138 \text{ ms}$$~~

$$10 + 80 + 0.4 \times 80 \text{ ms}$$

$$90 + 32 = 122 \text{ ms}$$



Inverted Page Table

let If there are 10 processes in system, for each process we should have 10 page tables in memory.

↓ Problem

Takes up much of space

↓ Solution

pages in system = # frames in main memory
at any time

(Inverted page table)

Inverted PT

PT of P1		PT of P2		f0		f1	
P0	X	P0	X			P1 ↪ P1	
1	f1	P1	X			P3 ↪ P1	
2	X	P2	f4			P5 ↪ P1	
3	f2	P3	f5			P2 ↪ P2	
4	X	P4	f6			P3 ↪ P2	
5	f3	P5	X			P4 ↪ P2	
6	X	P6	X				

eg. PA = 32 bits, Page size = 4 kB, IPT = 4B
Size of IPT?

Sol. # frames = $\frac{32}{2} - 12 = 2^{20}$

Size (IPT) = $2^{20} \times 4B$

= 4 MB

Importance of frame allocation & Page Replacement

virtual memory
implementation

frame
allocation

min frame :-

- (e.g.) 1) Code Segment
- 2) 2P Data Seg.
- 3) Stack page
- 4) Pages (example only)

if we don't allocate
frames appropriately,

"thrashing" occurs.

max. req.: - size of process
itself.
strategies

Equal allocation

30 frames

3 processes

$$\frac{30}{3} = 10 \text{ f/proc}$$

Weighted
allocation

10 frames

3 processes

$$P_1 = 20 \text{ pages}$$

$$P_2 = 30 \text{ pages}$$

$$P_3 = 50 \text{ pages}$$

Dynamic
allocation

"Priorities"

in start



$$F_1 = \left(\frac{20}{100} \right) \times 10 F$$


$$= 2F$$

$$F_2 = 3F$$

$$F_3 = 5F$$

Static methods

Now if
P1 wants
more frames
& has higher
priority
it can expand



Page
(P4)

for P1
Replace from
frames allocated
to that process
only

Demand Paging:-
We do not load
any page in the
frame until it
is required.

Reference string :- Requests of pages by a process in need order. e.g. 0 1 4 5 7 1 6 7 ...

Page number (order of need)

Page Replacement Algorithms

- Optimal Page Replacement algorithm :- Replace the page which will not be referred for longest. (Not practical to implement) (used for benchmarking only).
 - LRU :- Replace the least recently used page (Page which has not been referred for a long time).
 - FIFO :- First one added to main memory is replaced

~~Q. 10~~ ~~Q. 11~~ If demand paging is used, find the page faults :-

Gate 14 ↓ 2 ↓ 1 ↓ 0 ↓ 8 ↓ 4 ↓ 6
4, 7, 6, 1, 7, 6, 1, 2, 7, 2
↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑

$$F = 3$$

~~482~~
7
6

AF 1
AF 2
G 7

41
42
47

optimal :- # PF = 5

LRU :- # PF = 6
→ PF = 6


FIFO :- $\Rightarrow Pf = 6$

Gate 95 0100, 0200, 0430, 0499, 0510, 0530, 0560, 0120,
0220, 0240, 0260, 0320, 0370

100 records per page with 1 free main memory frame.

Sol. Ref. string :- 01, 02, 04, 04, 05, 05, 05, 01, 02, 02, 02, 03, 03

- Since there is only 1 free frame, no matter what ever algorithm used, # page faults will be same.



$$\therefore \# \text{ page faults} = 7$$

miss rate
0.8
page fault rate = $\frac{\# \text{ page faults}}{\# \text{ total references}} = \frac{7}{13}$

$$\text{also, hit rate} = 1 - \text{miss rate} = \frac{6}{13}$$

Gate 07
Gate 09

↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓
1, 2, 3, 2, 4, 1, 3, 2, 4, 1,
↑↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑

f = 3

optimal :-




$$\# \text{ faults} = 5 \quad PFR = 5/10$$

Chu :-



$$\# \text{ faults} = 9 \quad \text{PFR} = 9/10$$

FIFO :-



$$\Rightarrow \text{faults} = 6 \quad \text{PFR} = 6\%$$

Ned Kamal
Date _____
Page _____

Page 07

$\downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow$

1, 2, 1, 3, 7, 4, 5, 6, 3, 1

$$F = 3$$

optimal :-

1
2
3

~~X 8 6~~

faults = 7

LRU :-

+	4	3
2	X	6
3	5	1

faults = 9

FIFO :-

T	7	6
2	4	3
3	5	1

faults = 9

Page 04

$\downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow$

1, 2, 3, 4, 2, 1, 5, 3, 2, 4, 6

$$F = 3$$

optimal :-

X	8	2	6
2			
3	4		

faults = 7

LRU :-

X	4	8	4
2	3	6	
3	X	2	

faults = 10

FIFO :-

1
2
3

4 3 6

faults = 10

Belady's Anomaly

q: 0 1 2 3 0 1 4 0 1 2 3 4

• Optimal :-

① 3 frames

0	2
1	3
2	4

faults = 7

② 4 frames

0	3
1	
2	
3	4

faults = 6

* frames $\uparrow \Rightarrow$ # faults \downarrow

• LRU :-

① 3 frames

0	3	4	2
+	0	3	
2	+	4	

faults = 10

② 4 frames

0	4
1	
2	3
3	2

faults = 8

* frames $\uparrow \Rightarrow$ # faults \downarrow

• FIFO :-

① 3 frames

0	3	4
+	0	2
2	+	3

faults = 9

② 4 frames

0	4	3
+	-	4
2	1	
3	2	

faults = 10

Here, # frames ↑ ↳ # faults ↓

instead it increases
↓

called "Belady's anomaly".

Algorithms which show this behaviour are called "stack algorithms".

- optimal & LRU will never show belady's anomaly. For FIFO, for some examples, this is shown.

Stack Algorithms

Reference string	0	1	2	3	0	1	2	3	4	0	1	2	3	4
using optimal (3 frames)														
Memory	00	00	00	00	00	00	00	00	00	20	33	33	33	4

For this algorithm, always, the pages present when we had 3 frames are also present when we have 4 frames.
Pages (3F) ⊆ Pages (4F)

This property is called "stack property".

$$\text{Pages}(m) \subseteq \text{Pages}(m+1)$$

- optimal algorithm follows stack property.

- whenever an algorithm is "stack algorithm", it does not fall into ~~not~~ belady's anomaly.

Using FIFO :-
(3 × 4 frames)

Ref. String	0	1	2	3	0	1	4	0	1	2	3	4
	00	00	00	30	30	30	44	44	44	44	43	43
	11	11	11	01	01	01	00	00	00	00	02	02
	22	22	22	12	12	12	12	12	12	12	13	13
	3	3	3	3	3	3	3	3	3	3	2	2

→ Does not follow stack property

- Thus FIFO is not stack algorithm and hence can show belady's anomaly.

Using LRU :-
(3 × 4 frames)

Ref. String	0	1	2	3	0	1	4	0	1	2	3	4
	00	00	00	30	30	30	40	40	40	40	20	20
	11	11	11	01	01	01	01	01	01	01	10	10
	22	22	22	22	12	12	12	12	12	12	13	13
	3	3	3	3	3	3	3	3	3	3	4	4

- LRU is stack algorithm & thus does not show belady's anomaly.

Gate 04 A memory page containing a heavily used variable that was initialized very easily and is in constant use is removed when it is paged.
 a) LRU b) FIFO c) LFU d) None.

Ans (B)

Gate 07 Consider the following statements:

- p: Increasing the number of page frames sometimes increase page faults in FIFO.
 q: Some programs do not exhibit the locality of reference.

Sol. p ✓ q ✓ correct reason X

Gate 10 A system uses FIFO policy for page replacement. It has 4 page frames with no pages loaded to begin with. The system first accesses 100 distinct pages in some order then accesses the same 100 pages but now in reverse order. How many page faults will occur?

- a) 196 b) 192 c) 197 d) 195

Sol.

0	1	2	3
Y	...	96 95 ... 3	
Z	5	...	2
X	6	...	1
Y	7	...	0

$$100 + 96 = 196$$



Some interesting behaviours of optimal page replacement

e.g. i 2 3 4 5 6 i 2 3 4 5 6 i 2 3 4 5 6 1 2 3 4 5 6
optimal

X	2 3
X	3 4
X	4 5
X	5 6

All the time, most recently used page has been replaced, violating the principle of locality of reference.

$$\# PF = 12$$

MRU algorithm

X	2 3
X	3 4
X	4 5
X	5 6

Most recently used strategy works same as the optimal solution.

LRU

X	5 3 + 5 3
X	6 4 2 6 4
X	+ 5 3 + 5
X	2 6 4 == 6

Worst possible strategy

$$\# PF = 24$$

"causing thrashing"

also, FIFO always also works same as LRU
(worst possible)

e.g. i 2 3 4 5 6 7 8 9 9 8 7 6 5 4 3 2 1

optimal

X	5 9 5 X 3 2 1
X	6
X	7
X	8

behaving like
LRU algorithm

also FIFO will
behave same

MRU behaves as
worst case (causes
thrashing)

Ned Kamal
Date _____
Page _____

A computer has 20 physical page frames which contain pages numbered 101 through 120. Now a program accesses the pages numbered 1, 2, ..., 100 in that order, and repeats the access sequence thrice. Which one of the following page replacement policies experiences the same number of page faults as the optimal page replacement for this program?

- a) Least recently used
- b) FIFO
- c) Last-in-first-out
- d) MRU

<u>Set:</u>	1	2	3	4	5	6	7	8
1								
2								
3								
4								
5								
6								
7								
8								
9								
10								
11								
12								
13								
14								
15								
16								
17								
18								
19								
20								

$$\# \text{PF} = 100 + (100-19) + (100-19)$$

MRU → D

$$\# \text{PF for all options} = 300$$

MRU & LRU

is answer

C & D → Q. wrong if pure "demand paging"

Working Set Algorithm

- The nearest future is a closed approximation of the recent past.

e.g. 1 2 3 1 2 4 1 4 2 1 5 1 2 4 2 1
for window size 3

$$W = \{1, 2, 3\}$$

frames ↑ or ↓

$A = 4$
(window size)

$$W = \{1, 2, 3\}$$

Working set $W = \{1\}$
 $W = \{1, 2\}$

window is max # frames given to a process:

1 2 3 1 2 4 1 4 2 1 5 1 2 4 1 2 1

$$A = 4 \quad 3. W = \{1, 2, 3\} \quad 3. W = \{1, 2, 4\}$$

$$1. W = \{1\} \quad 4. W = \{1, 2, 3, 4\} \quad 4. W = \{1, 2, 4, 5\}$$

$$2. W = \{1, 2\} \quad 3. W = \{1, 2, 4, 3\} \quad 3. W = \{1, 2, 5\}$$

$$3. W = \{1, 2, 3\} \quad 3. W = \{1, 2, 4\} \quad 3. W = \{1, 2, 5\}$$

$$3. W = \{1, 2, 3\} \quad 3. W = \{1, 2, 4\} \quad 4. W = \{1, 2, 4, 5\}$$

$$3. W = \{1, 2, 4\} \quad 3. W = \{1, 2, 4, 3\}$$

$$3. W = \{1, 2, 4\} \quad 3. W = \{1, 2, 4, 3\}$$

avg. frame seq. = $\frac{48}{16} = \underline{\underline{3}}$

Finding window size? \rightarrow Experimentally.

PF dec. Algo:- when PF \downarrow , \downarrow the working set (window)

~~Grade 92~~ ade | c c d b c e c e a d

$$W = \{a, d, e\}$$

$$A = 4$$

$$W = \{a, d, e\}$$

$$W = \{b, c, d, e\}$$

$$W = \{a, d, e, c\}$$

$$W = \{b, c, e\}$$

$$W = \{d, e, c\}$$

$$W = \{c, e\}$$

$$W = \{d, e, c\}$$

$$W = \{a, c, e\}$$

$$W = \{b, c, d\}$$

$$W = \{a, e, c, d\}$$

$$W = \{c, b, d\}$$

avg frame seq. = $\frac{32}{10} = \underline{\underline{3.2}}$

Page Replacement Algorithms Implementation

optimal :- Cannot be implemented (We cannot look into future).


Not Recently Used :-

Referred bit (R)

clock period


If a page is referred in this clock, $R = 1$

FIFO :- Maintain a queue (linked list)



Second chance :- Advancement to FIFO


- Follow FIFO but check R bit, if $R=1$, give it one more chance (make $R=0$) and do not replace it



Clock Page Replacement :- Modification to second chance

- maintain circular list

just move Head & Tail.



LRU :- Using 1 bit (R) we can only say that the page has been referred in last cycle OR Not, but for LRU, we should have multiple bits, say 10 bits

→ Least Recently Used

0	1	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0
→ Referred									
After 1 cycle									

shift right

→ Highest value is most recently used

1	1	0	1	0	1	0	1	1
1	0	1	0	1	0	1	1	1
P-1	2	3	...					


Small value :- least recently used & replace it

- Most of implementations use 64 bits to represent this

LFU :- associate a counter with every page. Whenever page reference occurs, ↑ the counter. The one with least counter → LFU. & replace it.


Segmentation

- Two related parts of a process might fall in different pages




solution

divided into segments



Segmented Paging




cpu

Rg

Base of Seg
Table

$$F_5 = 8 \quad F_5 = 2512 \quad 3212 \quad 3212$$



Gate99 PAS = VAS = 2^{16} B. Byte addressable.

VAS is divided into 8 non-overlapping, equal sized segments. The MMU has a segment table, each entry of which contains PA of the PT for the segment. PT are stored in the main memory and consist of 2 byte PTE.

- Q) What is the minimum page size in bytes so that the page table for a segment requires at most one page to store it. Assume that page size is a power of '2'.

Sol.

SNo	PNO	Off
3 bits	y	x bits

2^y pages 2^x page

page size

$$x + y = 13$$

PTS = No of entr \times Siz e
PTE

$$2^x = 2^y \times 2$$

$$\text{Page size} = 2^7 \text{ B} = 128 \text{ B}$$

$$x = 7, y = 6$$

$$x = y + 1$$

5.

File Systems ; IO & Protection

Neha Kamal

Date _____
Page _____

123


File attributes

- Name
- Identifier
- Type
- Location
- Size
- Protection
- Time & date

File operations

- Creating
- Writing
- Reading
- Repositioning
- Deleting
- Truncating

Open File Tables



Information required for accessing a file :-


- ① File pointer
- ② File open count
- ③ Disk location of file
- ④ Access Rights

Accessing Files


Access Methods

- Sequential access
- Direct access
- Indexed access

512 B block




Block Size ↑ → wastage ↑ ↗ optimal Block
Block size ↓ → # SM access ↑ Size = 512 B
(Experimentally)




Indexed

Directory Structure



Directory :- Translation tables translates file name into all the info required to access it



- Every file system is supposed to have at least one directory (containing info about all other files in that file system)

operations a directory should support :-

- Search
- Create
- Delete
- List
- Traverse
- Rename

- when millions of files are there, it is difficult to keep information about all the files in a single directory


Solution

Multi-level directory


Acyclic graph


Graphs

single level



Two level



Tree structure Directory

Path :- File is present

Path Name (bl.exe) :-

$\text{root}/\text{User1}/\text{bin}/\text{Prog1}/\text{bl.exe}$


Absolute (wrt. everything)

Relative (wrt something else)

Relative :-

pwd :- root/user1

↳ Then user does not specify these two while opening the file.

Acyclic Graph structured Directory


Share F1 to both users

Method 1 :- Copy to both of their directory

↓ Problem

when update, check for copy & update that for

Method 2 :- Only one copy of the file but let many people point to it.



Problem :-

- File deletion (Dangling Pointer) ↴ solution
- Different path names ↴ maintain a count of # references

File Systems

File system provides the mechanism for on-line storage and access to file contents., including data and programs.

File system deals with following issues :-

- File structure
- To allocate disk space
- Recovering free space
- To track the locations of data
- Interface other parts of operating system to secondary storage

File System Structure

- File systems provide efficient and convenient access to the disk by allowing data to be stored, located and retrieved easily.



Application Programs



logical File System (Metadata, Directory structure)



File organization module (Logical Block \Rightarrow Physical Block)
(Free space Management)



Basic File System (Commands to the I/O control buffering)




I/O control (Consists device drivers, interrupt handlers)



Devices

Master Boot Record (MBR) :-



BIOS :- 1st block of ROM contains MBR

On disk data structures used in file system implementation

- Several in memory & on disk structures are used to implement a file system. These structures

vary depending upon the OS and the file system; but general principles apply.

Boot Control Block :- (Per volume) - It contains information needed by the system to boot an OS from that volume. In UNIX file system it is called the boot block. In NTFS it is called the partition block sector.

Volume Control Block :- It contains volume details such as the number of blocks in the partitions, size of each block. In VFS, it is called super block. In NTFS, this information stored in master file table.


Directory structure :- It is used to organize the files per file system. In VFS this includes file names & associated inode numbers.

File Control Block (FCB) :- It contains details about the file

File permissions
File dates (create, access, write)
File owner, group, ACL
file size

file data blocks or pointers to file data blocks

FCB



In Memory Data Structures used in File System Implementation

The in-memory is used for both the file system management & performance improvement via caching. This data loaded at mount time and discarded at dismount.


- ① In memory mount table :- It contains the information about each mounted volume.
- ② In memory directory structure cache :- It holds the directory information of recently accessed directory.
- ③ System-wide open file table :- It contains the FCB of each open file.
- ④ Per process open file table :- It contains the pointer to the appropriate entry in the system wide open file table.

Directory Implementation

→ The selection of directory allocation & directory management algorithms significantly affects the performance and reliability of file system.

Algorithms :-

1. Linear List



Problem :- Search = $O(n)$

2. Hash Table :-

H (Name) = pointer in linked list


Search or open = O(1)

Disadv:- Fixed size, collisions, etc...

Allocation Methods


→ How to allocate space to the files so that disk space is utilized efficiently and files can be accessed quickly.

Contiguous allocation :-




HDD

directory		
file	start	length
temp	0	2
to	5	4
list	10	2



temp




list

Advantages :- Simple to implement, read performance is excellent.

Disadvantages :- This disk becomes fragmented.
(Both external & internal)

linked list allocation :-






Adv :- Unlike contiguous allocation, every disk block can be used.

→ No space lost due to disk fragmentation (except for internal fragmentation in the last block of each file).

Disadv :- → Random access is very slow.

→ Pointer takes up few bytes.

File allocation table :-



File allocation Table

Adv :- Random access is easier

Disadv :- Size might be too big that it could consume lot of memory.

e.g. Capacity = 20 GB, Block size = 1 KB

the # blocks = 20 M → require 20 M entries,
if each entry = 4 B, $20M \times 4B = 80MB$

80 MB space is wasted just for file allocation tab.


- This is a in-memory data structure.

Soln.

~~Ques.~~ A FAT (file allocation table) based file system is being used and the total overhead of each entry in the FAT is 4B in size.

Given a 100×10^6 B disk on which the file system is stored and data block size is

10^3 B, the max. size of the file that can be stored on this disk in units of 10^6 Bytes is

Soln.

$$4x + 10^3 \times x = 100 \times 10^6$$


$$x = \frac{100 \times 10^6}{(10^3 + 4)} = \frac{100 \times 10^6}{10^5} = 10^3$$

$$\text{FAT size} = 0.4 \times 10^6 \text{ B}$$

$$\begin{aligned} \text{Space available without FAT} &= (100 - 0.4) \times 10^6 \\ &= 99.6 \times 10^6 \text{ B} \end{aligned}$$


Indexed allocation:

- linked allocation solves the external fragmentation & size declaration problem of contiguous allocation.
- In the absence of FAT, linked allocation cannot support efficient direct access.





- Indexed allocation solves the problem by bringing all the pointers together in to one location: the index block

File name index node




- If the indexed block is too small, however it will not be able to hold enough pointers to hold for a large files.

linked schema :- We can link several index blocks.




... many pointers

Multi-level index:



Combined scheme:-



Gate CS
2004

A unix style i-node has 10 direct pointers and one single, one double and one triple indirect pointers. Disk block size is 1KB, disk block address is 32 bits and 48-bit integers are used. What is the maximum possible file size?

Sol.

1024 B

GB

= 170 pointers

10, 170, 170x170,

170x170x170


$$(10 + 170 + 170 \times 170 + 170 \times 170 \times 170) \times 1024 \text{ B}$$

Gate 12

A file system with 300 GB uses a file descriptor with 8 direct block address. One indirect block address & one ^{double} indirect block address. The size of each disk block is 128 B and the size of each disk block address is 8 B. Max. possible file size in system is?



Sol.



$$\frac{128 \text{ B}}{8 \text{ B}} = 16 \text{ blocks}$$

$$\# \text{ blocks} = (8 + 16 + 16 \times 16) \text{ blocks.}$$

$$\begin{aligned}\text{Size file} &= (8 + 16 + 16 \times 16) \times 128 \text{ B} \\ &= (1 + 2 + 32) \text{ KB} \\ &= 35 \text{ KB}\end{aligned}$$

FREE SPACE MANAGEMENT

1. Bit vector :-

- The Free space list is implemented as a bit map (or) bit vector.
- Each block is represented by 1 bit.
- If the block is free bit is 1 else it is 0.

2. Linked list :-

- Another approach to free space management is to link together the free disk blocks, keeping a pointer to the first block in a special location on the disk and caching it in memory.

Disk Scheduling

- File systems must be accessed in efficient manner, especially with hard drives, which are slowest part of computer.

- As a computer deals with multiple processes over a period of time, a list of requests to access the disk build up. For efficiency purposes all requests (from all processes) are aggregated together.
- The technique that the OS uses to determine which request to satisfy next is called disk scheduling.


FCFS scheduling:-

- Simplest; performs operations in order requested
- No ordering of work queue.
- No starvation :- Every request is serviced.

e.g. A disk queue with requests for I/O to blocks on cylinders :

23, 89, 132, 42, 187.


with disk head initially at 100; r/w head movement (# cylinders crossed while processing all these requests) = ?



$$77 + 66 + 43 + 90 + 145 = 421 \text{ cylinders}$$

seek time & # cylinders crossed

cylinders crossed ↑ → seek time ↑




SSTF scheduling:-

- Like SJF, select the disk I/O request that requires the least movement of the disk arm from its current position regardless of direction.
- Reduces total seek time compared to FCFS.

Disadv:-

- Starvation is possible.
- Switching directions slows things down.
- Not the most optimal.

eg: 23, 89, 132, 42, 187




$$19 + 11 + 33 + 55 = 110 \text{ cylinders}$$

(better than FCFS)

SCAN (Elevator algorithm)

- Go from the outside to inside servicing requests and then back from inside to outside servicing requests.

eg. 23, 89, 132, 42, 187




$$11 + 47 + 19 + 23 + 132 + 55 = \boxed{287} \text{ cylinders}$$

C-SCAN :-

→ Moves inwards servicing requests until it reaches the innermost cylinder ; then jumps to the outside cylinder of the disk without servicing any requests.

e.g. 23, 89, 132, 42, 187




$$11 + 47 + 19 + 23 + 199 + 12 + 55 = \boxed{366} \text{ cylinders}$$

LOOK :-

→ Like SCAN but stops moving inwards (or outwards) when no more requests in that direction exists.

eg: 23, 89, 132, 42, 187




$$11 + 47 + 19 + 109 + 55 = \textcircled{241} \text{ cylinders}$$

C-LOOK

eg: 98, 183, 37, 122, 14, 124, 65, 67

head starts at 53



$$12 + 2 + 31 + 24 + 2 + 59 + 129 + 23 = \textcircled{322} \text{ cylinders}$$

- In C-Look scheduling, the arm goes only as far as the final request in each direction



- Then reverse direction immediately without going all the way to the end of the disk.
- When head reaches the other end
 - It immediately returns to the lowest cylinder request and without servicing any requests on the return trip.

Ques 16 Consider a disk queue with requests for I/O to blocks on cylinders 47, 38, 121, 191, 87, 11, 92, 10. The C-LOOK scheduling is used. The head is initially at cylinder 63, moving to larger on its service pass. cylinders are numbered 0 to 199. To head movement (# cylinders) = _____



Sol.

$$(191 - 63) + (191 - 10) + (47 - 10)$$

$$= \boxed{346}$$

6.

Threads & System Calls



Process Control System Calls

- End, abort
- load, execute
- Create process, terminate process
- Get process attributes, set process attributes
- Wait for time
- Wait event, signal event
- Allocate and free memory.

File manipulation system calls:-

- Create file, Delete file
- Open, close
- Read, write, reposition
- get file attributes, set file attributes.

Device manipulation system calls:-

- request device, release device
- Read, write, reposition
- get device attributes, set device attributes
- logically attach or detach devices

Information maintenance System Calls

Page Number
Date _____
Page _____
153


- Get time or date, set time or date
- Get system data, set system data
- Get process, file or device data
- Set process, file or device data

Communications related system calls


- Create, delete communication connection
- Send, receive messages
- Transfer status information
- Attach or detach remote devices

Fork system call

Parent



(Fork / execve)



```
int i = fork();
```

```
if (i == 0)
```

child process

0 → child process

pid of child → parent process


```
}
```

```
if (i != 0)
```


parent process

```
}
```


```
}
```



Process vs. Threads



CPU wise expensive - Context switch required
 Memory wise expensive - Unnecessarily wasted (copied)



S	S
Stack	Stack
RS	RS
PC	PC
data	heap
Code	
Thread 1	

(Inexpensive)

we use CS, locks

Thread :- New, Ready, Run, Block, Terminated

Process (Fork)

- System calls are involved
- Context switching required
- Expensive
- Different copies of code & data


Threads (user level)

- No system call
- Register set switch only
- Cheaper
- Same copies of code & data




Problems with user level threads :-


- ① Blocking system calls will block the whole task.



- ② Unfair scheduling



Kernel level threads :-



kernel is involved in thread creation
and it knows about all threads

> Both problems of user level threads solved

Disadv :-

- ① Expensive as compared to user level threads
- ② Context switch required.

expenses
Processors > kernel level threads → User level threads



Hybrid Threads

Solaris 2

(v. of UNIX):- Task

