


Operating System Concepts

Sunbeam Infotech



Deadlock **deadlock:** processes involved in deadlock are permanently waiting.
Starvation: process in ready queue not get CPU time due to low pri.



deadlock characteristics

- ① no preemption
- ② mutual exclusion
- ③ hold & wait
- ④ circular wait

deadlock recovery:
forcible preempt resources & then reassign to processes.


deadlock prevention:

- design system (OS + app) in a way that atleast one deadlock cond never holds true.
UNIX OS provide this facility- can operate multiple sem at once- i.e., acquire multiple resources at once \Rightarrow No Hold & Wait.


deadlock avoidance:

- processes first informs OS about resources that it will need.
- later processes req resources to OS as and when needed.
- when process req resource, OS checks if this may result in deadlock and if there are chances, OS may deny the req upto some timeout.
- algorithms:
 - ① Safe state
 - ② resource alloc graph
 - ③ banker's algo.

Memory management



CPU always execute a process in its virtual addr space.



MMU is hw unit that converts VA into PA.

During Ctr switch base & limit of new process is loaded from its PCB into MMU reg

$$\begin{matrix} \text{base} = 10000 \\ \text{limit} = 4000 \end{matrix}$$

Memory management schemes


MM schemes depends on avail MMU hw: Contiguous allocation:

<u>MMU hw</u>	<u>MM scheme</u>
① Simple	① Contiguous alloc
② Segmentation	② Segmentation
③ Paging	③ Paging

Contiguous allocation:


① fixed part. method.

RAM (10m) - fixed num of
fixed sized parts.
- 1 proc → 1 part.
✓ simple impl.
✗ max processes =
max no. of parts.
✗ max proc size =
max part size.
✗ internal frag.




- ✓ process → avail slot
- ✓ simple (w.r.t. Seg. & Paging)
- * num of processes = avail RAM size.
- * max proc size = avail RAM size.
- ✓ no internal frag.
- * external frag → soln: compaction.

Virtual memory



Portion of disk can be used as extension of main memory to store inactive processes in case of shortage of memory - swap area

a.k.a. virtual memory




Swap area
↳ swapfile (e.g. Windows)
c:\pagefile.sys
↳ swap part (e.g. Linux)


OS schedulers

- ① job sched → long term sched
- ② CPU sched → short term sched
- ③ Swapper → medium term sched

Segmentation




Each entry in seg table:
 ① base addr
 ② size/limit
 ③ permission(rwx)
 ④ dirty bit
 ⑤ valid bit, ...



- one seg → free slot in RAM
- Each seg base & limit is stored in PCB of that process.
- Ctx switch → new seg table values loaded in MMU & also addr of table in STBR.
- VA → Seg addr + offset addr
- reduced ext freq.

shortage of RAM → few segs of inactive process swapped out and when again requested by CPU, they will be swapped in → demand segmentation.

Paging




Segmented Paging

Process




Process



$$\text{total seg} = 24\text{K}$$

$$\begin{aligned}\text{total page} &= 8 \\ &= 32\text{K}\end{aligned}$$


TLB



Translation Lookaside Buffer.

- high speed
- associative
- cache memory.

TLB cache



ctx switch: option 2: do not clear TLB.

- Store PID + Page addr → frame addr (to ensure that page addr is not conflict with earlier processes).
- pid + page addr = ASID.

* Paging mmu = TLB Cache.

* TLB cache = High-Speed associative Cache.


- ✓ Associative = page addr & frame addr map
- ✓ High Speed = page addr compared with all entries at once to find corresponding frame addr
- ✓ Cache = Limited entries (32/64 entries).

- If page addr found (TLB hit), frame addr is retrieved.
- If page addr not found (TLB miss), the process page table is read (using PTBR) and actual entry is copied into TLB Cache.
- If TLB is full, least recently used (LRU) entry is overwritten. Thus contains only recent entries.


Ctx switch: option 1: flush/clear TLB.

- New process CPU req will be TLB miss and then filled from process's Page table (in RAM)



Two level paging



Page Fault



Dirty bit



when a page is loaded from disk, its PTE dirty bit is set to 0.


dirty bit = 0 \Rightarrow copy of page in mem is same as copy of page on disk.

If this page is to be swapped out later, no disk I/O is performed (page is just marked as swap out).

dirty bit is set to 1, when CPU makes write access to page.

If this page is to be swapped out later, actual disk I/O is performed (need more time).

Dirty bit





Thank you!

Nilesh Ghule <nilesh@sunbeaminfo.com>

