COA Unit-2 Notes



Adders:

- Half Adders
- Pull Adders
- n-bit Binary Parallel Adder
- Corry Look-ahead Adder (or Fast adder or speed adder).


Half Adders

Half adder is a combinational circuit that adds two bits.

Truth Table of Half Adder:

circuit of Half adder

inpi	ıt	out	but
A	В	Sum	cars
0	0	0	0
0	1		0
1	0	1	0
l	1	0	1



Full Adder:


Full adder is a combinational circuit that adds 3 bets.

Truth Table &

A	B	C	Sum	Coul
0	0	0	0	0
0	0	1	1	0
0	1	О	1	0
0	t	I	0	1
1	0	0	1 8	0
1	0	1	0	1
ţ	1	0	0	1
1	1	1	1	1

Sum= ABBOC cout = AB+BC+AC

Logic diagram of Full adder:



Properties.

n-bit Binary Parallel Adder;

-> An n-bit binary parallel adder adds 2 n-bit numbers.


- An n-bet binary adder usus n full adders.

Example An 4-bet binary adder adds two 4-bit binary numbers

Addition



$$\begin{array}{c} C_3 & C_2 & C_4 & C_6=0 \implies carry input \\ A_3 & A_2 & A_1 & A_0 \\ \hline + & B_3 & B_2 & B_1 & B_0 \\ \hline \hline & S_3 & S_2 & S_1 & S_0 \implies sum \\ & C_4 & C_3 & C_2 & C_4 \implies carry output \end{array}.$$



A 4-bit binary parallel adder consists of 4 full adders in cascade, with output carry from one full adder, connected to the carry input of the next full adder.

Carry Look ahead Adder;

Drawback of n-bit parallel adder -

- The carry output of one stage (or full adder) is connected to the carry input of the next higher stage (or full adder) This earry is called ripple carry.
- Therefore, the sum and varry can not be produced until the input carry occurs.
- This lead to a time delay in addition process. This delay is known as every propagation delay.


carry-Lookahead Adder:

This method utilizes logic gates to look at the lower order bits of augend and addend to see if a higher order carry is to be generated or not

carry look-ahead concept uses two functions

- 1 Carry Propagate (Pi)
- 2 Carry Generate (Gi)

Full adder using two half adders:



Carry Propagation Pi = Ai (DBi Carry Generation Gi = Ai · Bi



The output
$$S_i^* = P_i \oplus C_i^*$$

 $C_{i+1}^* = G_i + P_i C_i^*$

we can create n-bet book carry look-ahead adder using these two equations.

Example

4 bit carry look-ahead adder:

For 4-bit, i is o to 3.

To hemove the dependency of Ci+1 on Ci, we need ito express Ci+1 into Ai, Bi and Co.

Put

$$l=0$$
 $C_{0+1}=G_{10}+P_{0}C_{0}$


$$i=2 C_{2+1} = G_{12} + P_{2}C_{2}$$

$$C_{3} = G_{12} + P_{2}[G_{11} + P_{1}[G_{10} + P_{0}C_{0}]]$$


$$i=3 C_{3+1} = G_{13} + P_3 C_3$$

$$C_4 = G_{13} + P_3 \left[G_{12} + P_2 \left[G_{11} + P_1 \left[G_{10} + P_0 C_0\right]\right]\right]$$

4-bit carry look-ahead adder diagram circuit Diagram:




4-bit carry look-ahead adder diagram Block Diagram:



Signed Multiplication (Booths Algorithm)




Flow chart:



Signed Booth Multiplication Example?

	(-7) × (+3)	-	1-21)
Example	(-+) ^ (1°)	_	(20



Tracing	Table
- 1	

	racing	lable	(+3)			
	n	A	Sign	90	Action/Comment	-
PO -	4	0000	0011	0	inilialization	- n + (-M)
_	<u> </u>	3111	2011_	0	A= A-M ⇒ A=	ATCTS
_		0011	1001		ASR AQ90	N- 2
EPQ)	3	0011	1001		n=n-1 ASR AQ 90	n= 3
		0001	1100		n= n-1	n=2
EPB	2	1010	1100	1	A= A+M	
		1	0110	0	ASR AQ9	0
		1101		0 0	n= n-1	n=1
EP4	1	1101		1 0	ASR AD	90
		1110		1 0	n= n-1	n=0
	0	1110	101			

Result => A Q 1110 1011

Sign bit is one. So the result is negative, take as's complement to get the magnitude and place negative sign.

Final seult: (-21)10

11101011 Li's complement

00010100 1+1 00010101= (21),0

Array Multiplier:

Service of Service of

Binary Multiplication is done by doing additions. Partial Products are calculated by multiplying the multiplicand by each bit of the multiplier and then summing the fartial products

Ques: Design 4x3 binary or Array multiplier.

Given A=> A3A2A1 A0

B=) B2 B1 B0.

Number of bits in product => 4+3=7

A3 A2 A1 A0

X B2 'B1 B0


A3B0 A2B0 A1B0 A0B0

X

A3B1 A2B1 A1B1 A0B1


A3B1 A2B1 A1B2 A0B2

PG PS PY P3 P2 P1 P0




4x4 Benary Array Multiplier:





Division of unsigned Integer: Restoring Division Algorithm:

Flow chart:



Example: Divide 11 by 3.



(B) Dividend = 11 (M) Divisor = 3

M=3 \(\langle \(\text{(00011)}_2 \) \(\text{Number of bits in M= h+1} \) Q=11 => (1011)2 -M=(11101)2

Tracing Table

n	M	A	0,	Initialization Shift left AQ
4	00011	00000	011?	shift left AQ
		11110	0113	A= A-M ⇒ 00001 +11101 11110
	1 d			A[n]==1
		100001	0110	Q[0] + 0 Restore 1
3		/00010	1107	shift Left AQ
3		11111	110?	A= A-M
		300010	1100	Q[0] <0, Restore
		00010	1100	n= n-1
2		00101	1007	SL AQ
		00010	100?	A= A-M
-		00010	1001	Q[0] +1
		00010		h= n-1
		00101		SLAQ
		00010		A= A-M
		00010	0011	Q[0] +1

n M A B Action/comment


D 00011 00010 0011 h=n-1

Now Quotient in $0 = 0011 \Rightarrow 3$ Remainder in $A = 00010 \Rightarrow 2$

11 (Dividend) / 3 (Divisor) => 3 Quotient 2 Remainder

Flow chart of Unsigned Integer Division Non-Restoring Method





Example Divide 11 by 3.

(Q) Dividend= 11 Number of bits $\Rightarrow n=4$ (M) Divisor = 3 Number of bits M=n+1=5 -M=11101



Tracing Table:

racing lable.			Action / comment
n r		0	Initiatization
4 000	00000	1011	SL AB
100	00001		A= A- M
	11110		0,E0] < 0
	11110	1	h= n-1
3	01110	102	SL AQ
	<u> </u>	1 1103	A= A+M
	1111	1 1100	Q[o] < 0
9	()[1 1]	1 1100	n= n-!
2	1111	1 1003	SL AB,
	0001	0 100?	A = A+M 11111 + 00011
			100010 Tdiscard
	00010	0 1001	Q[0] < 1, n=n-1
Ī	0010	. 0	SL AQ
	(0,0010		A= A-M
	00010		B[oJ←1
	0001		n=n-1
O (Yes)	1	5	

MSB of A = 0 then Result: Outlientin $Q = (0011)_2 = 3$ Remaind in $A = (00010)_2 = 2$

Ques

Divide 7 by 3 using Non-Restoring method.



$$0 = \text{Dividend} = 7 \Rightarrow 111$$
 $M = \text{Divisor} = 3 \Rightarrow 0011$
 $N = 3$

0→Subt

-M= 1101

n	A	Q	Action	
3	0000	111		
	0001	11 ?	Initiatization SL AQ,	
	+1101		A = A - M	
	1110	113	0[0]←0	
	1110	110		
2	1101	10?	Shift Left'	
**	0011		A=A+M·	
veryotiscard	0.000	101.	960761	
1	0001	013		
- 4	1101		A=A-M.	
	1110	010	Q[o] vo	
0		1		
Ü	Remainde	u Quotient		He

$$\begin{array}{c} \downarrow \\ + M \Rightarrow +0011 \\ \downarrow \\ + W \Rightarrow & |110 \\ \downarrow \\ \end{array}$$

Remainder = 1 Quotient = 2.

Floating Point Representation:

-> we can represent a groating point number in the form

± SX8 E

B=> Base, Forbinary B=2.

> This number can be stored in a binary word with three fields

→ Sign (plus or minus) → Significand or Mantissa (S) → Exponent E.

			Tio No	sa or significand
Sign	Biased	Exponent	Mantis	500

IEEE 754 Format:

1 Single Precision (32 bet)

@ Double Precision (64 bit)

-	1 1 4 7 #	Biased Exponent bets	Bias	Fraction Dec
	signbet	Bluser	127	23 bits
single Precision	1	8	1023	52 bits
Double Presecies	uon 1	11		

Two functions for sepsesenting floating point numbers

-) Normalization

-> Biasing

Sign => 0 for positive numbers.

A normalized number is one in which the most significant digit of the significand is one.

For base 2 representation

1. bbb---b X 2^{±E}
1. M X 2^{±Exponent}

Decause the most significant bit is always one, it is unnecessary to store.

- Silven a number that is not normalized, the number may be normalized by shifting the sadix point to the sight of left most I bit and adjusting the exponent accordingly.
- -> Biasing: Exponent is stored in biased representation.
- In single Precision rase, 8 bits field yields the numbers

 0 through 255.

 with a bias of 127 (271), the true exponent values are in range

 -127 to +128
- > In double kecesion case, 11 bits field yields the numbers

 0 through 2047
 with a bias of 1023 (210-1), the terre exponent values are
 in range. 1023 to + 1024
- why Biasing: So that the bits in exponents can be leated as unsigned or nonnegative integers.

 Bustead of storing exponent in a's complement, we can store it as unsigned number with the help of biasing

Ques: Represent (-1234-125) 10 into single Precision and double precision representation Ans! - OFisst convert 1234.125 into binary humber. (1234.125)10= 10011010010.001 @ Now Normalize this number => more the decimal point signt to the leftmost 1. 1.0011010010001x210 single Parecision: 32 bit (i) calculate biased exponent. Biased Exponent E' = E + Bias= +10+127 = 137 = 10001001 sign = negative = 1 sign Biased Exponent Mantissa (23)

1 10001001 0011010010010 (i) calculate biased exponent E'= E+Bias Double Precession 64 bits: = 10 + 1023= 1033= 100000001001 Mantissa (52) sign Exponent (E') 001101001000100000---0000

100000001001

Ques Represent 000100110101.001101 using single Precision and double precision.

Given number 000/00/10/01/00/10/

Normalized Number => 1.00110101001101x29

· Biased Exponent (SP): E'= E+127

=9+127

⇒ 136

⇒ 10001000

Biased Exponent (DP): E'= E+1023

= 9+1023 => 1032

⇒ 10000001000

single Precision

0 10001000 0011010100101.00.0000000

Double Precision

0 100 0000 1000 00110100011010000----00

Ques: Represent - (0.00000100011001101) using single Recession and double precession.

Normalize the number.

⇒ 1.000 1100 |101 X2-6

Biased Exponent in SP: E'= E+Bias => -6+127

=) 121

⇒ 01111001

Biased Exponent in DP: E'=> E+Bias=>-6+1023

=> 1017

⇒ 01111111001

single Precesion =>

1 01111001 0001100 11010000000000000

Double Recession;

0001100110100000--- 000 01111111001

Floating-Point Addition and Subtraction:

· Four basic phases of the algorithm for addition and subtraction.

1. check for zeros.

2. Align the significands

3. Add or subtract the significands

4. Normalize the result.

Addition and subtraction
$X+Y = (X_S \times B^{X_E-X_E} + Y_S) \times B^{Y_E}$ $X-Y = (X_S \times B^{X_E-Y_E} - Y_S) \times B^{Y_E}$ $X = (X_S \times B^{X_E-Y_E} - Y_S) \times B^{Y_E}$

Example:

$$X = 0.3 \times 10^2 = 30$$

 $Y = 0.2 \times 10^3 = 200$

$$X+Y = (0.3 \times 10^{2-3} + 0.2) \times 10^3 = (0.03 + 0.2) \times 10^3$$

= .23 × 10³
= 230

$$X-Y = (0.3 \times 10^{2-3} - 0.2) \times 10^3 = (0.03 - 0.2) \times 10^3$$

= $(-.17) \times 10^3$
= -170

- Phase 1: Zero cheek: If either operand is 0, the other is reported as the result.
- Phase @: Significand alignment: to manipulate the numbers so that the Two exponents are equal.

Alignment may be achieved by shifting either the smaller number to right (increasing its exponent) or shifting the larger number to left.

- · often small number is picked for shifting
 - Phase 3 Addition: Next, two significands are added together. taking intaccount their signs.
- Phase a Normalization. This phase normalize the result.

 Normalization consists of shifting significand digits

 left until the most significant digit is nonzero.

 Left until the most significant digit is nonzero.

 Each shift causes a decrement of the exponent and their could cause an exponent underflow. Finally, the result must be rounded off and the reported.

For floating-point addition and subtraction, it is necessary to ensure both the operands have the same exponent value. This may require shifting the radix point on one of the operands to achieve alignment.

A floating point may produce one of these conditions:

· Exponent overflow · Exponent Unduflow

· Significand underflow

· significand overflow

Exponent Overflow: A positive exponent exceeds the maximum possible exponent value. In some systems,

this may be designated as + 00 or -00. Exponent Underflow: A negative exponent is less than the minimum possible exponent value. (e.g. -200 is less than-127)
This means the number is two small to be represented and it
may be reported as zero.

Significand underflow: In the process of aligning significands. So, digits may flow off the sightend of the significand. So, some form of sounding is required.

Significand overflow: The addition of two significands of the most of the same sign may result in a carry out of the most the same sign may result in a carry out of the most significand bet. This can be fixed by caealign ment.




Figure 9.22 Floating-Point Addition and Subtraction $(Z \leftarrow Z \pm Y)$

https://mail.google.com/mail/u/0/#inbox?projector=1

Flow chart for Floating Multiplication




Figure 9.23 Floating-Point Multiplication $(Z \leftarrow X \times Y)$


Ploating-Point Multiplication:

- · if either operand is o (zero), zero is reported as result.
- . The next, step step is to add the exponents. if the exponents are stored in beased form, the exponent sum would have doubted the beas, Thus, the beas must be subtracted from the sum. The result could be either an exponent unduflow or exponent overflow, which would be reported.

· if the exponent of the product is within the range, the next step is to multiply the significand, taking into account their signs.

· After the product is calculated, the result is normalize

and sounded.



Floating Point division:

· Test for zero - if divisor is zero, an error is issued or result is set to infinity.

- if dividend is zero, the result is zero.

- Next, the divisor exponent is subtracted from the dividend exponent. This removes bias, which must be added back in.
- Test are made for exponent underflow or overflow.
- . The next step is to divide the significands.
- . Followed by normalization and rounding.

logic Micro o perations:

of bits stored in Registers These operations consider each bit of the Register Separately and treat them as binary variables

For Example

- AND (A)
- OR (V)
- NOT (-)
- NOR
- NAND
- x-OR (0)
- X-NOR(O)

$$R_1 = 1010$$
 $R_2 = 1100$


1001

Shift Microoperations


- -> Shift Micro operations are used for serial transfer of data.
- -> Types of Shift operations
 - Logical shift Shift left Shift Right
 - Circular shift ___ circular Right shift or Rotate __ circular left shift
 - Arithmetic Arithmetic Right shift

 Arithmetic left shift

Logical Shift Left:



Logical Shift Right:



Example

10010111 10010111 1001011 After shift Right

circular Shift: (Also known as Rotate operation). - circulates the bits of the Register around the two ends without closs of information.

circular left shift

Circular Right Shift

104	b6	bs	by	b3	b2	bi	bo
			U AF	ier ci	reul	ar Cef	tshift
			b3	. 1	1	1	ha l

by b6 b5 by b3 b2 b1 b0

After 11 circular Rightshi

b0 b7 b6 b5 by b3 b2 b1

Example


10010111 ////// 00101111 circular Left shift 1001011 = circular Right

- An Asithmetic shift operation shift a signed binary number to the left or right


- Arithmetic shift leaves the sign bit unchanged.

- Arithmetic shift leaves the sign bit unchanged.

Arithmetic Left Shift




Arithmetic Right Shift:




Asithmetic Logic Unit;

- -> CPU contains ALU, CV and Registers
- -> ALU is responsible for arithmetic and logical operations
- -> Basically ALV is a digital circuit that performs arithmetic operations like & addition, subtraction, division and multiplication, and logical operations like AND, OR, XOR, NOT, etc.
- > Types of ALU => 1 Combinational ALU @ Sequential ALU.

combinational ALU:






4 bit Arithmetic Circuit besperning operations like addition, subtraction, increment, decrement and transfer etc.

Sq	So	Cin	Input	Cutput D= A+Y+Cin
0	0	0	В	D= A+B - Add
0	0	1	В	D= A+B+1 -> Add with carry
0	1	0	B	D = A+B -> Subtract with Borrow
0	1	1	B	D = A + B+1 -> Subtract
1	0	0	0	D = A -> Transfer A
1	0	1	0	D = A+1 -> Inchement A
1	-1	D	1	D = A-1-Decrement A when S1=1 and So=1
1_	1	1	1	D = A - Transfer A which is 8's completed which is 8's completed

one stage of logic circuit:-



Function Table

T	SI	So	Logic operation (E)
	0	0	Ai AND Bi
	0	1	Ai OR Bi
	1	0	Ai XOR Bi
	1	1	NOT Ai


d So=1 then 3 B2 B1 B0) 1111 complement of DOOI => It makes


A3 A2 A1 A0 A +11 1 1 = +2's comp(i)

 \Rightarrow A+(-1)

→ A-1

one stage of arithmetic logic shift unit





- Two & Registers X and Y stores data or operands. - Select / control selects the appropriate of arithmetic or logic operation which is performed over the data stored on
- After the executtion of operation the result will be stored in result register.
- After the execution of operation flags may be set such as carry, zero result, positive or negative result, overflow, clinision by a zero etc.