Skip to content
Permalink
Browse files
vendor.xilinx_{7series,ultrascale}: use BUFGCTRL rather than BUFGCE.
  • Loading branch information
whitequark committed Jul 31, 2020
1 parent 07dc163 commit 0ad7f88b73a7cb57e9920bc3953af365c9639368
Showing with 12 additions and 8 deletions.
  1. +6 −4 nmigen/vendor/xilinx_7series.py
  2. +6 −4 nmigen/vendor/xilinx_ultrascale.py
@@ -168,10 +168,12 @@ def create_missing_domain(self, name):
ready = Signal()
m.submodules += Instance("STARTUPE2", o_EOS=ready)
m.domains += ClockDomain("sync", reset_less=self.default_rst is None)
m.submodules += Instance("BUFGCE",
p_SIM_DEVICE="7SERIES",
i_CE=ready,
i_I=clk_i,
# Actually use BUFGCTRL configured as BUFGCE, since using BUFGCE causes sim/synth
# mismatches with Vivado 2019.2, and the suggested workaround (SIM_DEVICE parameter)
# breaks Vivado 2017.4.
m.submodules += Instance("BUFGCTRL",
i_I0=clk_i, i_S0=C(1, 1), i_CE0=ready, i_IGNORE0=C(0, 1),
i_I1=C(1, 1), i_S1=C(0, 1), i_CE1=C(0, 1), i_IGNORE1=C(1, 1),
o_O=ClockSignal("sync")
)
if self.default_rst is not None:
@@ -168,10 +168,12 @@ def create_missing_domain(self, name):
ready = Signal()
m.submodules += Instance("STARTUPE3", o_EOS=ready)
m.domains += ClockDomain("sync", reset_less=self.default_rst is None)
m.submodules += Instance("BUFGCE",
p_SIM_DEVICE="ULTRASCALE",
i_CE=ready,
i_I=clk_i,
# Actually use BUFGCTRL configured as BUFGCE, since using BUFGCE causes sim/synth
# mismatches with Vivado 2019.2, and the suggested workaround (SIM_DEVICE parameter)
# breaks Vivado 2017.4.
m.submodules += Instance("BUFGCTRL",
i_I0=clk_i, i_S0=C(1, 1), i_CE0=ready, i_IGNORE0=C(0, 1),
i_I1=C(1, 1), i_S1=C(0, 1), i_CE1=C(0, 1), i_IGNORE1=C(1, 1),
o_O=ClockSignal("sync")
)
if self.default_rst is not None:

0 comments on commit 0ad7f88

Please sign in to comment.