Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Need a way to attach attributes to memories #291

Closed
nmigen-issue-migration opened this issue Jan 1, 2020 · 7 comments
Closed

Need a way to attach attributes to memories #291

nmigen-issue-migration opened this issue Jan 1, 2020 · 7 comments

Comments

@nmigen-issue-migration
Copy link

nmigen-issue-migration commented Jan 1, 2020

Issue by JarrettBillingsley
Wednesday Jan 01, 2020 at 19:38 GMT
Originally opened as m-labs/nmigen#291


For example, (* ram_block *) and (* logic_block *).

@whitequark
Copy link
Member

whitequark commented Feb 6, 2020

@JarrettBillingsley Wish granted :)

Unfortunately, right now there is an issue with Yosys that prevents the attribute to be written out to Verilog. I'm working on that too.

@whitequark
Copy link
Member

whitequark commented Feb 6, 2020

OK, so, to reiterate:

@whitequark
Copy link
Member

whitequark commented Feb 6, 2020

I'm going to reopen this until the upstream PRs are merged.

@whitequark whitequark reopened this Feb 6, 2020
@whitequark whitequark removed this from the 0.2 milestone Feb 13, 2020
@whitequark
Copy link
Member

whitequark commented Feb 13, 2020

Removing from milestone, as this only depends on upstream now.

@whitequark
Copy link
Member

whitequark commented Apr 3, 2020

Triage: YosysHQ/yosys#1603 could be merged soon.

@whitequark
Copy link
Member

whitequark commented Apr 10, 2020

Fixed upstream.

@whitequark whitequark modified the milestones: 0.3, 0.2 May 22, 2020
@JarrettBillingsley
Copy link

JarrettBillingsley commented Nov 14, 2021

long-delayed followup: I used attrs = {"ram_block": True} on a Memory component and it worked! It forced it into a BRAM! Yay!

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Development

No branches or pull requests

3 participants