Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

sim.pysim: use "bench" as a top level root for testbench signals. #664

merged 1 commit into from Dec 16, 2021


Copy link

Fixes #561.

@Lunaphied Lunaphied changed the title sim.pysim: use "testbench" as a top level root for testbench signals. sim.pysim: use "bench" as a top level root for testbench signals. Dec 16, 2021
whitequark previously approved these changes Dec 16, 2021
Copy link

@whitequark whitequark left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.


Copy link

codecov-commenter commented Dec 16, 2021

Codecov Report

Merging #664 (8028e98) into main (b1f5664) will not change coverage.
The diff coverage is 50.00%.

❗ Current head 8028e98 differs from pull request most recent head 7dcd3d3. Consider uploading reports for the commit 7dcd3d3 to get more accurate results
Impacted file tree graph

@@           Coverage Diff           @@
##             main     #664   +/-   ##
  Coverage   81.48%   81.48%           
  Files          49       49           
  Lines        6475     6475           
  Branches     1533     1533           
  Hits         5276     5276           
  Misses       1007     1007           
  Partials      192      192           
Impacted Files Coverage Δ
amaranth/sim/ 93.17% <50.00%> (ø)

Continue to review full report at Codecov.

Legend - Click here to learn more
Δ = absolute <relative> (impact), ø = not affected, ? = missing data
Powered by Codecov. Last update b1f5664...7dcd3d3. Read the comment docs.

@whitequark whitequark merged commit 538c141 into amaranth-lang:main Dec 16, 2021
@Lunaphied Lunaphied deleted the fix-561 branch December 17, 2021 01:05
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
None yet

Successfully merging this pull request may close these issues.

pysim: testbench-only signals are not placed at root level on the VCD file
3 participants