

NVIDIA Jetson TX1 Product OEM Design Guide

Abstract

This document contains recommendations and guidelines for Engineers to follow to create a product that is optimized to achieve the best performance from the common interfaces supported by the NVIDIA® Jetson TX1.

This document provides detailed information on the capabilities of the hardware module, which may differ from supported configurations by provided software. Refer to software release documentation for information on supported capabilities.



Document Change History

Date	Description
NOV, 2015	Release
JAN, 2016	Section 2.1: Overview
	- Updated table to correct sharing between USB 3.0 & PCIe.
	- Removed redundant mention of PCIe WAKE
	Section 3.0: Jetson TX1 Pin Descriptions
	- Highlighted VDD_RTC (A50) in red to indicate power rail
	Section 4.0: Power - Added caution that letson TX1 is not hot-pluggable
	 Added caution that Jetson TX1 is not hot-pluggable Corrected Jetson TX1 pin # swap for RESET_IN# & RESET_OUT#
	Section 4.1: Jetson TX1 Power & Control
	- Updated VIN PWR BAD# usage description in table
	Section 4.3: Power Sequence
	- Added earlier timeslot for VDD_IN & shifted other timings over one slot.
	- Show POWER_BTN# as low then indeterminate before VIN_PWR_BAD# goes inactive.
	- Power Discharge figure: Updated components/values/tolerances to match latest reference design.
	Section 6.0: USB, PCIe & SATA
	- Corrected Jetson TX1 module pin name for Lane 1 to PEX_RFU in USB 3.0, PCIe, & SATA lane mapping table
	- Swapped to have Jetson TX1 names in first row & Tegra X1 Lanes below
	- Added note that x4/x2 lane interfaces can be used instead as single x2 or x1 interfaces
	- Added forward compatible USB 3.0, PCIe & SATA lane mapping table - Moved notes below both mapping tables.
	more more selective and mapping taxies.
	Section 6.1: USB - Updated figure to show 100ohm series resistor on USB_VBUS_EN[1:0] between EN & OC
	- Updated USB 3.0 Routing Requirements
	Tightened intra-pair skew & intra-pair matching between subsequent discontinuities requirements
	Added location requirement for AC cap
	o Removed requirements for number of vias & signal to reference
	o Added ESD layout recommendations
	Added additional Serpentine parameters/details
	o Removed additional requirements table (combined into single table)
	o Removed separate ESD & CMC requirements tables as these are included in main table.
	Section 6.2: Gigabit Ethernet - Added example connections for Magnetics & RJ45 connector.
	Section 6.3: PCIe
	- Updated routing requirements
	Reorganized requirements into different groups & combined main & additional requirement tables
	Removed Connector Breakout area requirement
	 Tightened intra-pair skew & intra-pair matching between subsequent discontinuities requirements
	 Updated requirement for location of AC cap
	Section 6.4: SATA
	- Added discharge circuitry to connections figure for VDD_5V0_IO_SLP & VDD_12V_SLP rails
	- Added note to ensure customers not only meet routing requirements, but do not use different UPHY settings
	- Reorganized requirements into different groups & added Serpentine rules Tight and intra pair skew & intra pair matching between subsequent discentinuities requirements
	- Tightened intra-pair skew & intra-pair matching between subsequent discontinuities requirements Section 7.3: HDMI/DP
	- Corrected swapped pin assignments for DP1_TX[3:0]+/- (Separated +/- into different rows for clarity)
	Section 9.0: SDIO/SDCARD/EMMC
	- Updated in Interface Mapping table to change the way SDMMC2 & SDMMC4 on-module usage is indicated
	- Updated note under Connections table to match what is done on latest carrier board
	Section 10.0: Audio
	- Updated Interface Mapping table to Add Tegra X1 functions & changed the way the on-module I2S is described
	- Corrected pin names for Reset & Interrupt in connections table
	Section 12.1: I2C
	- Corrected pin # swap (+ & -) for DP0_AUX_CH & DP1_AUX_CH in figure
	Section 12.3: UART
	- Corrected pin # for UART1_RX in figure
	Section 12.5: Strapping Pins
	- Renamed Buttons & Strapping section to just Strapping Pins Lindated figure to show all Tagge strapping pin connections & which are brought out on letson TV1
	- Updated figure to show all Tegra strapping pin connections & which are brought out on Jetson TX1 - Updated table to include all Tegra strapping pins
	 Updated table to include all Tegra strapping pins Added notes with restrictions for using any of the Tegra strap pins that are brought out on Jetson TX1 in a design
	Section 13: Pads



A .	
Date	Description
MAR, 2016	Section 3.0: Jetson TX1 Pin Descriptions
	- Added optional USB options on SATA & PEX1 pins.
	- Corrected USB controller option for USB_SS1 & changed PCIe to indicate controller lane
	Section 4.0: Power
	 Updated caution related to no hot-plug support to include recommended minimum time after power-off before installing/removing module
	- Updated "Power Block Diagram" & "Power & Power Control" table to include CHARGER_PRSNT# which is
	optionally used for Auto-Power-On support.
	Section 4.1: Jetson TX1 Power & Control
	- Updated usage for POWER_BTN# & SLEEP# to remove mention of driver on carrier board Section 4.2: Supply Allocation
	- Corrected Usage for VDD_5V0_SYS & VDD_3V3_SYS to indicate supplies for Jetson TX1, not carrier board
	- Updated VDD_RTC voltage to include Var (variable)
	Section 4.4: Power Discharge
	 Moved power discharge for VDD_12V_SLP & VDD_5V0_IO_SLP from SATA section to Power Discharge figure
	Section 4.4.4: Power & Voltage Monitoring
	- Updated resistor values on VDD_IN & VDD_1V8 inputs to voltage monitor & added note with threshold.
	Section 4.7: Optional Auto-Power-On Support
	- Added new section describing optional circuit options for auto-power-on
	Section 6.0: USB, PCIE & SATA
	- Changed heading to PCIe
	Added intro paragraph explaining what tables showChanged from Use Cases to Configs in mapping tables
	- Removed incorrect note references in Forward Compatible table
	- Updated configurations in note 1 to match updated Config #s in table Forward Compatible table
	Section 6.3: PCle
	- Corrected swap between lanes 2 & 3 for x4 configuration in connection table
	Section 6.4: SATA
	- Removed VDD_5V0_IO_SLP & VDD_12V_SLP discharge circuitry (moved to power discharge section)
	- Removed gating used to create VDD_5V0_IO_SLP
	- Added max # through-hole vias & GND via placement requirements Section 9.1: SD Card
	- Corrected Tegra data order to match Jetson TX1 order in figure.
	- Removed pull-down on SDCARD_CLK on Jetson TX1
	Section 10.0: Audio
	- Added I2S3 to connection figure
	- Removed beads from clocks in figure & connection table to match Jetson TX1 design
	Section 12.4: Debug
	 Updated figure & moved before JTAG & new Debug UART sections. Level shifter shown on UART along with note requiring pull-ups on inputs
	- RST pin of JTAG shown driving to Jetson TX1 for system reset
	- Optional pull-ups on UART TXD/RTS lines shown for RAM Code strapping along with note
	- Added Debug UART section with connection table
	Section 12.5: Strapping - Added note below Strapping Breakdown table describing eMMC boot mechanism
	Section 16.0: Design Checklist
	Updated Jetson TX1 Signal Terminations section
	Added I2C_CAM_CLK/DAT, SPI2_MOSI/MISO/CLK rows
	o Changed parallel termination for SPI2_CS[1:0] to external 100kohm pull-ups
	Changed value of pull-down on JTAG_GP0 Updated Carrier Board Signal Terminations section
	* Added parallel terminations & resistor in series terminations for DP[1:0] in DP[1:0] for DP/eDP section
	 * Added resistor in series terminations for HDMI_HPD in DP1 for HDMI section
	- Updated Carrier Board Supplies section
	 * Corrected enable for VDD_5V0_IO_SLP * corrected GPIO Expander device reference numbers
	- Corrected ball names for RX pins in PCIe section in Unused Special Function Interface Pins table
	- Corrected pin names for SDCARD_WP, DP[1:0]_TX, GPIO4_CAM_STROBE, GPIO3_CAM1_RST#
	- Corrected I2S to include I2S3 in Audio section
	- Reworded check item in Strapping section



Table of Contents

DESIGN GUIDE	1
NVIDIA JETSON TX1 PRODUCT OEM	1
DESIGN GUIDE	1
1.0 INTRODUCTION	6
1.1 References	6
1.2 Abbreviations and Definitions	6
2.0 JETSON TX1	7
2.1 Overview	7
3.0 JETSON TX1 PIN DESCRIPTIONS	9
4.0 POWER	16
4.1 Jetson TX1 Power & Control	16
4.2 Supply Allocation	17
4.3 Power Sequencing	
4.4 Power Discharge	
4.5 Power & Voltage Monitoring	
4.6 Deep Sleep Wake Considerations	
5.0 GENERAL ROUTING GUIDELINES	
6.0 USB. PCIE & SATA	
6.1 USB	
6.3 PEX (PCIe)	
6.4 SATA	
7.0 DISPLAY	
7.1 MIPI DSI	
7.2 eDP	
7.3 HDMI / DP	38
8.0 MIPI CSI (VIDEO INPUT)	44
9.0 SDIO/SDCARD/EMMC	46
9.1 SD Card	46
10.0 AUDIO	48
11.0 WI-FI / BT (INTEGRATED)	
12.0 MISCELLANEOUS INTERFACES	51
12.1 I2C	51
12.2 SPI	53
12.3 UART	54
12.4 Debug & Test	
12.5 Strapping Pins	
13.0 PADS	58



NVIDIA

13.1 Pad Drive Strength	58
13.2 Pad DC Characteristics	58
14.0 UNUSED INTERFACE TERMINATIONS	59
14.1 Unused MPIO (Multi-purpose Standard CMOS Pad) Interfaces	59
14.2 Unused Special Function Interfaces	
15.0 MECHANICAL	60
16.0 DESIGN CHECKLIST	61
17.0 APPENDIX A: GENERAL LAYOUT GUIDELINES	68
17.1 Overview	68
17.2 Via Guidelines	
17.3 Connecting Vias	
17.4 Trace Guidelines	
18.0 APPENDIX B: STACK-UPS	
18.1 Reference Design Stack-Ups	71
19.0 APPENDIX C: TRANSMISSION LINE PRIMER	
19.1 Background	72
19.2 Physical Transmission Line Types	
19.3 Driver Characteristics	73
19.4 Receiver Characteristics	
19.5 Transmission Lines & Reference Planes	73
20.0 APPENDIX D: DESIGN GUIDELINE GLOSSARY	76



1.0 INTRODUCTION

1.1 References

Refer to the documents or models listed in Table 1 for more information. Use the latest revision of all documents at all times.

Table 1. List of Related Documents

Document	
Jetson TX1 Data Sheet	
Jetson TX1 PinMux	

1.2 Abbreviations and Definitions

Table 2 lists abbreviations that may be used throughout this document and their definitions.

Table 2. Abbreviations and Definitions

Abbreviation	Definition
BT	Bluetooth
CEC	Consumer Electronic Control
DP	Display Port
DTV	Digital Television
eDP	Embedded Display Port
eMMC	Embedded MMC
GNSS	Global Navigation Satellite System
GPS	Global Positioning System
HDMI	High Definition Multimedia Interface
I2C	Inter IC
12S	Inter IC Sound Interface
LCD	Liquid Crystal Display
LDO	Low Dropout (voltage regulator)
LPDDR4	Low Power Double Data Rate DRAM, Fourth-generation
PCIe (PEX)	Peripheral Component Interconnect Express interface
PCM	Pulse Code Modulation
PHY	Physical Interface (i.e. USB PHY)
PMC	Power Management Controller
PMU	Power Management Unit
RF	Radio Frequency
RTC	Real Time Clock
SATA	Serial "AT" Attachment interface
SDIO	Secure Digital I/O Interface
SPI	Serial Peripheral Interface
UART	Universal Asynchronous Receiver-Transmitter
USB	Universal Serial Bus
Wi-Fi (WLAN)	Wireless Local Area Network



2.0 JETSON TX1

Overview 2.1

The Jetson TX1 resides at the center of the embedded system solution and includes:

Power (PMIC/Regulators, etc.)

Gigabit Ethernet Controller

DRAM (LPDDR4)

Power Monitor

eMMC

Thermal Sensor

Connects to 802.11ac Wi-Fi and Bluetooth enabled devices

In addition, a wide range of interfaces are available at the main connector for use on the carrier board as shown below.

Table 3. Jetson TX1 Interfaces

Category	Function		Category	Function	
USB	USB 2.0 Interface [x3]		SD Card	SD Card Interface	
OSB	USB 3.0 (up to x3 – two shared w/PCle or SATA)		LAN	Gigabit Ethernet	
	Control [x2]		I2C	3x	
PCIe	Wake (shared)		UART	3, x4-pin	
	PCIe (1x1 + 1x1/2/4, shared w/USB 3.0)		SPI	3x	
Camera	CSI (6 x2 or 3 x4)		SATA	SATA	
Calliera	Control, Clock	ock		SDIO/PEX/UART/I2S	
	eDP/DP Interface	Wi-Fi/BT/Modem		Control/handshake	
Display	HDMI/DP Interface (w/CEC)		Touch	Touch Clock, Interrupt & Reset	
Display	DSI (2, x4)		Sensor	Control & Interrupt	
	Display/Backlight Control		Fan	FAN PWM & Tach Input	
Audio	I2S Interface (x4)		Debug	JTAG, UART	
Audio	Control & Clock		System	Power Control, Reset, alerts	
			Power	Main Input	

Figure 1. Jetson TX1 Block Diagram






Table 4. Jetson TX1 Connector (8x50) Pin Out Matrix

	Α	В	С	D	E	F	G	Н
1	VDD IN	VDD IN	VDD IN	RSVD	FORCE RECOV#	AUDIO MCLK	I2SO SDIN	I2SO LRCLK
2	VDD IN	VDD IN	VDD IN	RSVD	SLEEP#	GPIO19 AUD RST	I2SO CLK	I2SO SDOUT
3	GND	GND	GND	RSVD	SPIO CLK	SPI0 CSO#	GND	GPIO20 AUD INT
4	GND	GND	GND	RSVD	SPI0 MISO	SPI0 MOSI	RSVD	RSVD
5	RSVD	RSVD	RSVD	RSVD	I2S3 SDIN	I2S3 LRCLK	I2S2 CLK	I2S2 LRCLK
6	I2C PM CLK	I2C PM DAT	I2C CAM CLK	I2C CAM DAT	I2S3 CLK	I2S3 SDOUT	I2S2 SDIN	I2S2 SDOUT
7	CHARGING#	CARRIER STBY#	BATLOW#	GPIO5_CAM_FLASH_EN	RSVD	GPIO1 CAM1 PWR#	GPIO4 CAM STROBE	GPIO3 CAM1 RST#
8		VIN PWR BAD#	RSVD	RSVD	RSVD	CAM1 MCLK	GPIO0_CAM0_PWR#	GPIO2 CAM0 RST#
9	GPIO15 AP2MDM READY	GPIO17_MDM2AP_READY	RSVD	UART1 TX	UART1 RTS#	CAM0 MCLK	UART3 CTS#	UART3 RX
		GPIO18_MDM_COLDBOOT	RSVD	UART1 RX	UART1 CTS#	GND	UART3 RTS#	UART3 TX
11	RSVD	JTAG TCK	RSVD	RSVD	RSVD	RSVD	UARTO RTS#	UARTO CTS#
12	JTAG TMS	JTAG TDI	RSVD	RSVD	RSVD	RSVD	UARTO RX	UARTO TX
13	JTAG TDO	JTAG_GP0	RSVD	I2S1_LRCLK	SPI1 CS1#	SPI1 MOSI	SPI1_CLK	GPIO8_ALS_PROX_INT
14	JTAG RTCK	GND	I2S1 SDIN	I2S1 SDOUT	SPI1 CSO#	SPI1 MISO	GPIO9 MOTION INT	SPI2 CLK
15	UART2 CTS#	UART2 RX	I2S1 CLK	I2C GPO DAT	I2C GPO CLK	GND	SPI2 MOSI	SPI2 MISO
16	UART2 RTS#	UART2 TX	FAN PWM	RSVD	RSVD	SPI2_CS1#	SPI2 CSO#	SDCARD PWR EN
	USBO EN OC#	FAN TACH	RSVD	RSVD	RSVD	SDCARD CD#	GND	SDCARD D1
18	USB1 EN OC#	RSVD	RSVD	RSVD	RSVD	SDCARD D3	SDCARD CLK	SDCARD DO
19	RSVD	GPIO11_AP_WAKE_BT	RSVD	RSVD	GND	SDCARD D2	SDCARD CMD	GND
	I2C GP1 DAT	GPIO10_WIFI_WAKE_AP	RSVD	GND	CSI5 D1-	SDCARD WP	GND	CSI4 D1-
21	I2C GP1 CLK	GPIO12 BT EN	GND	CSI5 CLK-	CSI5 D1+	GND	CSI4 CLK-	CSI4 D1+
22	GPIO EXP1 INT	GPIO13 BT WAKE AP	CSI5 DO-	CSI5_CLK+	GND	CSI4 D0-	CSI4_CLK+	GND
23	GPIO EXPO INT	GPIO7 TOUCH RST	CSI5 D0+	GND	CSI3 D1-	CSI4_D0+	GND	CSI2 D1-
24	RSVD	TOUCH CLK	GND	CSI3 CLK-	CSI3 D1+	GND	CSI2 CLK-	CSI2 D1+
25	LCD TE	GPIO6 TOUCH INT	CSI3 DO-	CSI3 CLK+	GND	CSI2 D0-	CSI2 CLK+	GND
	RSVD	LCD VDD EN	CSI3 D0+	GND	CSI1 D1-	CSI2_D0+	GND	CSIO D1-
27	RSVD	LCD0 BKLT PWM	GND	CSI1 CLK-	CSI1 D1+	GND	CSIO CLK-	CSIO D1+
28	GND	LCD BKLT EN	CSI1 DO-	CSI1 CLK+	GND	CSIO DO-	CSIO CLK+	GND
29	SDIO RST#	SDIO CMD	CSI1 D0+	GND	DSI3 D1+	CSI0 D0+	GND	DSI2 D1+
30	SDIO_D3	SDIO_CLK	GND	RSVD	DSI3 D1-	GND	DSI2 CLK+	DSI2_D1-
31	SDIO_D3	GND	DSI3 D0+	RSVD	GND	DSI2 D0+	DSI2_CLK-	GND
32	SDIO D1	SDIO DO	DSI3 D0-	GND	DSI1 D1+	DSI2 D0-	GND	DSIO D1+
33	DP1 HPD	HDMI CEC	GND	RSVD	DSI1 D1-	GND	DSIO CLK+	DSIO D1-
34	DP1 AUX CH-	DPO AUX CH-	DSI1 D0+	RSVD	GND	DSIO DO+	DSIO CLK-	GND
35	DP1 AUX CH+	DPO AUX CH+	DSI1 D0-	GND	DP1 TX3-	DSIO DO-	GND	DPO TX3-
36	USB0 OTG ID	DPO HPD	GND	DP1 TX2-	DP1 TX3+	GND	DP0 TX2-	DPO TX3+
37	GND	USBO VBUS DET	DP1 TX1-	DP1 TX2+	GND	DP0 TX1-	DP0 TX2+	GND
38	USB1 D+	GND	DP1 TX1+	GND	DP1 TX0-	DP0 TX1+	GND	DPO TXO-
39	USB1 D-	USB0 D+	GND	PEX_RFU_TX+	DP1 TX0+	GND	PEX RFU RX+	DP0 TX0+
40	GND	USB0 D-	PEX2 TX+	PEX RFU TX-	GND	PEX2 RX+	PEX RFU RX-	GND
41	RSVD	GND	PEX2 TX-	GND	PEX1 TX+	PEX2 RX-	GND	PEX1 RX+
42	RSVD	USB2 D+	GND	USB_SS1_TX+	PEX1_TX-	GND	USB SS1 RX+	PEX1_RX-
	GND	USB2 D-	USB SS0 TX+	USB SS1 TX-	GND	USB SSO RX+	USB SS1 RX-	GND
	PEXO REFCLK+	GND	USB_SSO_TX-	GND	PEXO TX+	USB_SSO_RX-	GND	PEXO RX+
	PEXO_REFCLK-	PEX1 REFCLK+	GND	SATA_TX+	PEXO_TX-	GND	SATA RX+	PEXO RX-
	RESET_OUT#	PEX1 REFCLK-	RSVD	SATA_TX-	GND	GBE LINK1000#	SATA_RX-	GND
	RESET IN#	GND	PEX1_CLKREQ#	RSVD	GBE_LINK_ACT#	GBE_MDI1+	GND	GBE_MDI3+
	_	RSVD	PEXO CLKREQ#	PEX_WAKE#	GBE MDI0+	GBE MDI1-	GBE MDI2+	GBE MDI3-
		RSVD	PEXO_SERVEQ#	RSVD	GBE_MDI0-	GND	GBE_MDI2-	GND
	VDD RTC	POWER_BTN#	RSVD	RSVD	PEX1_RST#	GBE_LINK100#	GND	RSVD

 Legend
 Ground
 Power
 Reserved on Jetson TX1
 Unassigned on Carrier

Notes: - RSVD (Reserved) pins on Jetson TX1 must be left unconnected.

- Signals starting with "GPIO_" are standard GPIOs that have been assigned recommended usages. If the assigned usage is required in a design it is recommended the matching GPIO be used. If the assigned usage is not required, the pins may be used as GPIOs for other purposes.



3.0 JETSON TX1 PIN DESCRIPTIONS

Table 5. Jetson TX1 Connector (8x50) Pin Descriptions

A2 VDD_IN - Main VDD Input Main DD A3 GND - GND GND A4 GND - GND GND A5 RSVD - Not used A6 I2C_PM_CLK GEN3_I2C_SCL PM I2C Bus Clock ID EEPR A7 CHARGING# BUTTON_VOL_DOWN Charger Interrupt System A8 GPIO14/AP_WAKE_MODEM GPIO_PKS AP (Tegra) Wake Modem Modem A9 GPIO15/AP2MDM_READY AP_READY AP (Tegra) to Modem Ready Modem A10 GPIO16/MODEM_WAKE_AP MODEM_WAKE_AP Modem Wake AP Modem A11 RSVD - Not used ITAG_TMS JTAG Test Mode Select JTAG A12 JTAG_TMS JTAG_TMS JTAG Test Mode Select JTAG A13 JTAG_TDO JTAG Test Data Out JTAG A14 JTAG_RTCLK JTAG_RTCK JTAG Return Clock JTAG A15 UART2_CTS# UART2_CTS UART 2 Clear to Send	C input Input C input Input ROM Bidir Input Input Output Input Input Input Input Input Input Input Input Input	5.5V-19.6V 5.5V-19.6V GND GND Open Drain – 1.8V CMOS – 1.8V
A2 VDD_IN - Main VDD Input Main DD A3 GND - GND GND A4 GND - GND GND A5 RSVD - Not used A6 I2C_PM_CLK GEN3_I2C_SCL PM I2C Bus Clock ID EEPR A7 CHARGING# BUTTON_VOL_DOWN Charger Interrupt System A8 GPIO14/AP_WAKE_MODEM GPIO_PKS AP (Tegra) Wake Modem Modem A9 GPIO15/AP2MDM_READY AP_READY AP (Tegra) to Modem Ready Modem A10 GPIO16/MODEM_WAKE_AP MODEM_WAKE_AP Modem Wake AP Modem A11 RSVD - Not used ITAG_TMS JTAG Test Mode Select JTAG A12 JTAG_TMS JTAG_TMS JTAG Test Mode Select JTAG A13 JTAG_TDO JTAG Test Data Out JTAG A13 JTAG_TDO JTAG_TSC JTAG Return Clock JTAG A15 UART2_CTS# UART2_CTS UART 2 Clear to Send BT	C input Input	5.5V-19.6V GND GND - Open Drain – 1.8V CMOS – 1.8V
A3 GND - GND GND A4 GND - GND GND A5 RSVD - Not used A6 I2C_PM_CLK GEN3_I2C_SCL PM I2C Bus Clock ID EEPR A7 CHARGING# BUTTON_VOL_DOWN Charger Interrupt System A8 GPIO14/AP_WAKE_MODEM GPIO_PKS AP (Tegra) Wake Modem Modem A9 GPIO15/AP2MDM_READY AP_READY AP (Tegra) to Modem Ready Modem A10 GPIO16/MODEM_WAKE_AP MODEM_WAKE_AP Modem Wake AP Modem A11 RSVD - Not used Not used A12 JTAG_TMS JTAG_TMS JTAG Test Mode Select JTAG A13 JTAG_TDO JTAG_TST JTAG Test Data Out JTAG A14 JTAG_RTCLK JTAG_RTCK JTAG Return Clock JTAG A15 UART2_CTS# UART2_CTS UART 2 Clear to Send BT A16 UART2_RTS# UART2_RTS UART 2 Request to Send BT	ROM Bidir Input Input Input Input Input Input Input Input Input Output Output Input Output Input Output Input Input Input Output Input Inp	GND GND - Open Drain – 1.8V CMOS – 1.8V
A4 GND - GND GND A5 RSVD - Not used ID EEPR A6 I2C_PM_CLK GEN3_I2C_SCL PM I2C Bus Clock ID EEPR A7 CHARGING# BUTTON_VOL_DOWN Charger Interrupt System A8 GPIO14/AP_WAKE_MODEM GPIO_PKS AP (Tegra) Wake Modem Modem A9 GPIO15/AP2MDM_READY AP_READY AP (Tegra) to Modem Ready Modem A10 GPIO16/MODEM_WAKE_AP MODEM_WAKE_AP Modem Wake AP Modem A11 RSVD - Not used Not used A12 JTAG_TMS JTAG_TMS JTAG Test Mode Select JTAG A13 JTAG_TDO JTAG_TOD JTAG Test Data Out JTAG A14 JTAG_RTCLK JTAG_RTCK JTAG Return Clock JTAG A15 UART2_CTS# UART2_CTS UART 2 Clear to Send BT A16 UART2_RTS# UART2_RTS UART 2 Request to Send BT A17 USBO_EN_OC# USB_VBUS_ENO <td>ROM Bidir Input In Output In Input In Input In Input In Input Input Input Output Output Input Output Output Input Output Input Output Output Input Output Input Output Input Output Directory Output Bidir</td> <td>GND - Open Drain – 1.8V CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V - CMOS – 1.8V CMOS – 1.8V</td>	ROM Bidir Input In Output In Input In Input In Input In Input Input Input Output Output Input Output Output Input Output Input Output Output Input Output Input Output Input Output Directory Output Bidir	GND - Open Drain – 1.8V CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V - CMOS – 1.8V
A5 RSVD - Not used A6 I2C_PM_CLK GEN3_I2C_SCL PM I2C Bus Clock ID EEPR A7 CHARGING# BUTTON_VOL_DOWN Charger Interrupt System A8 GPIO14/AP_WAKE_MODEM GPIO_PKS AP (Tegra) Wake Modem Modem A9 GPIO15/AP2MDM_READY AP_READY AP (Tegra) to Modem Ready Modem A10 GPIO16/MODEM_WAKE_AP MODEM_WAKE_AP Modem Wake AP Modem A11 RSVD - Not used Not used A12 JTAG_TMS JTAG_TMS JTAG Test Mode Select JTAG A13 JTAG_TDO JTAG_TDO JTAG Test Data Out JTAG A14 JTAG_RTCLK JTAG_RTCK JTAG Return Clock JTAG A15 UART2_CTS# UART2_CTS UART 2 Clear to Send BT A16 UART2_RTS# UART2_RTS UART 2 Request to Send BT A17 USB_OEN_OC# USB_VBUS_ENO Micro USB VBUS Enable 0 USB 2.0 A18 USB1_EN_OC#	ROM Bidir Input In Output In Input In Input In Input In Input In Output Output Output Input Output Output Output Output Bidir	- Open Drain – 1.8V CMOS – 1.8V - CMOS – 1.8V
A6 I2C_PM_CLK GEN3_I2C_SCL PM I2C Bus Clock ID EEPR A7 CHARGING# BUTTON_VOL_DOWN Charger Interrupt System A8 GPIO14/AP_WAKE_MODEM GPIO_PKS AP (Tegra) Wake Modem Modem A9 GPIO15/AP2MDM_READY AP_READY AP (Tegra) to Modem Ready Modem A10 GPIO16/MODEM_WAKE_AP MODEM_WAKE_AP Modem Wake AP Modem A11 RSVD - Not used ITAG_TMS JTAG_TMS JTAG Test Mode Select JTAG A12 JTAG_TMS JTAG_TMS JTAG Test Data Out JTAG ATAG A13 JTAG_TDO JTAG_TDO JTAG Return Clock JTAG A14 JTAG_RTCLK JTAG_RTCK JTAG Return Clock JTAG A15 UART2_CTS# UART2_CTS UART 2 Clear to Send BT A16 UART2_RTS# UART2_RTS UART 2 Request to Send BT A17 USB0_EN_OC# USB_VBUS_ENO Micro USB VBUS Enable 0 USB 2.0 A18 USB1_EN_OC# <	ROM Bidir Input In Output In Input In Input In Input In Input In Output Output Output Input Output Output Output Output Bidir	CMOS – 1.8V
A7 CHARGING# BUTTON_VOL_DOWN Charger Interrupt System A8 GPIO14/AP_WAKE_MODEM GPIO_PKS AP (Tegra) Wake Modem Modem A9 GPIO15/AP2MDM_READY AP_READY AP (Tegra) to Modem Ready Modem A10 GPIO16/MODEM_WAKE_AP MODEM_WAKE_AP Modem Wake AP Modem A11 RSVD - Not used ITAG_TMS JTAG_TMS JTAG Test Mode Select JTAG A12 JTAG_TMS JTAG_TDO JTAG Test Data Out JTAG JTAG A13 JTAG_TDO JTAG_TDO JTAG Return Clock JTAG ATAG A14 JTAG_RTCLK JTAG_RTCK JTAG Return Clock JTAG ATAG A15 UART2_CTS# UART2_CTS UART 2 Clear to Send BT A16 UART2_RTS# UART2_RTS UART 2 Request to Send BT A17 USB_EN_OC# USB_VBUS_ENO Micro USB VBUS Enable 0 USB 2.0 A18 USB1_EN_OC# USB_VBUS_EN1 USB 3.0 Type A, USB Enable 1 USB 3.0	Input Output Input Input Input Input Input Input Input Output Output Input Output Input Output Input Output Input Output Input Output Output Input Output Output Output Input Output Output Output Directory Output Bidir	CMOS – 1.8V
A8 GPIO14/AP_WAKE_MODEM GPIO_PKS AP (Tegra) Wake Modem Modem A9 GPIO15/AP2MDM_READY AP_READY AP (Tegra) to Modem Ready Modem A10 GPIO16/MODEM_WAKE_AP MODEM_WAKE_AP Modem Wake AP Modem A11 RSVD - Not used ITAG_TMS JTAG_TMS JTAG Test Mode Select JTAG A12 JTAG_TMS JTAG_TDO JTAG Test Data Out JTAG JTAG A13 JTAG_TDO JTAG_TDO JTAG Return Clock JTAG A14 JTAG_RTCLK JTAG_RTCK JTAG Return Clock JTAG A15 UART2_CTS# UART2_CTS UART 2 Clear to Send BT A16 UART2_RTS# UART2_RTS UART 2 Request to Send BT A17 USB_OEN_OC# USB_VBUS_ENO Micro USB VBUS Enable 0 USB 2.0 A18 USB1_EN_OC# USB_VBUS_EN1 USB 3.0 Type A, USB Enable 1 USB 3.0	n Output n Input n Input n Input Input Output Output Input Output Output Output Bidir	CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V - CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V
A9 GPIO15/AP2MDM_READY AP_READY AP (Tegra) to Modem Ready Modem A10 GPIO16/MODEM_WAKE_AP MODEM_WAKE_AP Modem Wake AP Modem A11 RSVD - Not used A12 JTAG_TMS JTAG_TMS JTAG Test Mode Select JTAG A13 JTAG_TDO JTAG_TDO JTAG Test Data Out JTAG A14 JTAG_RTCLK JTAG_RTCK JTAG Return Clock JTAG A15 UART2_CTS# UART2_CTS UART 2 Clear to Send BT A16 UART2_RTS# UART2_RTS UART 2 Request to Send BT A17 USB0_EN_OC# USB_VBUS_ENO Micro USB VBUS Enable 0 USB 2.0 A18 USB1_EN_OC# USB_VBUS_EN1 USB 3.0 Type A, USB Enable 1 USB 3.0	n Input n Input n Input Input Output Output Input Output Output Output Bidir	CMOS – 1.8V
A10 GPIO16/MODEM_WAKE_AP MODEM_WAKE_AP Modem Wake AP Modem A11 RSVD - Not used A12 JTAG_TMS JTAG_TS JTAG Test Mode Select JTAG A13 JTAG_TDO JTAG_TDO JTAG Test Data Out JTAG A14 JTAG_RTCLK JTAG_RTCK JTAG Return Clock JTAG A15 UART2_CTS# UART2_CTS UART 2 Clear to Send BT A16 UART2_RTS# UART2_RTS UART 2 Request to Send BT A17 USB0_EN_OC# USB_VBUS_ENO Micro USB VBUS Enable 0 USB 2.0 A18 USB1_EN_OC# USB_VBUS_EN1 USB 3.0 Type A, USB Enable 1 USB 3.0	n Input Input Output Output Input Output Output Input Output Output Bidir	CMOS – 1.8V
A11 RSVD - Not used A12 JTAG_TMS JTAG_TMS JTAG Test Mode Select JTAG A13 JTAG_TDO JTAG_TEST Data Out JTAG A14 JTAG_RTCLK JTAG_RTCK JTAG Return Clock JTAG A15 UART2_CTS# UART2_CTS UART 2 Clear to Send BT A16 UART2_RTS# UART2_RTS UART 2 Request to Send BT A17 USB_EN_OC# USB_VBUS_ENO Micro USB VBUS Enable 0 USB 2.0 A18 USB1_EN_OC# USB_VBUS_EN1 USB 3.0 Type A, USB Enable 1 USB 3.0	Input Output Output Input Output Output Output Output Bidir	- CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V
A12 JTAG_TMS JTAG_TMS JTAG Test Mode Select JTAG A13 JTAG_TDO JTAG_TDO JTAG Test Data Out JTAG A14 JTAG_RTCLK JTAG_RTCK JTAG Return Clock JTAG A15 UART2_CTS# UART2_CTS UART 2 Clear to Send BT A16 UART2_RTS# UART2_RTS UART 2 Request to Send BT A17 USB0_EN_OC# USB_VBUS_ENO Micro USB VBUS Enable 0 USB 2.0 A18 USB1_EN_OC# USB_VBUS_EN1 USB 3.0 Type A, USB Enable 1 USB 3.0	Input Output Output Input Output Output Output Output D (Power) Bidir	CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V
A13 JTAG_TDO JTAG_TDO JTAG Test Data Out JTAG A14 JTAG_RTCLK JTAG_RTCK JTAG Return Clock JTAG A15 UART2_CTS# UART2_CTS UART 2 Clear to Send BT A16 UART2_RTS# UART2_RTS UART 2 Request to Send BT A17 USB_O_EN_OC# USB_VBUS_ENO Micro USB VBUS Enable 0 USB 2.0 A18 USB1_EN_OC# USB_VBUS_EN1 USB 3.0 Type A, USB Enable 1 USB 3.0	Output Output Input Output Output Output Bidir	CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V
A14 JTAG_RTCLK JTAG_RTCK JTAG Return Clock JTAG A15 UART2_CTS# UART2_CTS UART 2 Clear to Send BT A16 UART2_RTS# UART2_RTS UART 2 Request to Send BT A17 USBO_EN_OC# USB_VBUS_ENO Micro USB VBUS Enable 0 USB 2.0 A18 USB1_EN_OC# USB_VBUS_EN1 USB 3.0 Type A, USB Enable 1 USB 3.0	Output Input Output O(Power) Bidir	CMOS – 1.8V CMOS – 1.8V CMOS – 1.8V
A15 UART2_CTS# UART2_CTS UART 2 Clear to Send BT A16 UART2_RTS# UART2_RTS UART 2 Request to Send BT A17 USB0_EN_OC# USB_VBUS_EN0 Micro USB VBUS Enable 0 USB 2.0 A18 USB1_EN_OC# USB_VBUS_EN1 USB 3.0 Type A, USB Enable 1 USB 3.0	Input Output O(Power) Bidir	CMOS – 1.8V CMOS – 1.8V
A16 UART2_RTS# UART2_RTS UART 2 Request to Send BT A17 USB0_EN_OC# USB_VBUS_EN0 Micro USB VBUS Enable 0 USB 2.0 A18 USB1_EN_OC# USB_VBUS_EN1 USB 3.0 Type A, USB Enable 1 USB 3.0	Output O (Power) Bidir	CMOS – 1.8V
A17 USB0_EN_OC# USB_VBUS_EN0 Micro USB VBUS Enable 0 USB 2.0 A18 USB1_EN_OC# USB_VBUS_EN1 USB 3.0 Type A, USB Enable 1 USB 3.0	O (Power) Bidir	
A18 USB1_EN_OC# USB_VBUS_EN1 USB 3.0 Type A, USB Enable 1 USB 3.0		Open Drain – 3.3V
	D (Power) Bidir	· ·
140 000		Open Drain – 3.3V
A19 RSVD - Not used		-
A20 I2C_GP1_DAT GEN2_I2C_SDA General I2C Bus #1 Data I2C (Ge	· · · · · · · · · · · · · · · · · · ·	Open Drain – 3.3V
A21 I2C_GP1_CLK GEN2_I2C_SCL General I2C Bus #1 Clock I2C (Ge		Open Drain – 3.3V
	xpander Input	CMOS – 1.8V
	xpander Input	CMOS – 1.8V
A24 RSVD - Not used	- "	-
	(Control) Input	CMOS – 1.8V
A26 RSVD - Not used		-
A27 RSVD – Not used		-
A28 GND - GND GND	-	GND
A29 SDIO_RST# NFC_EN SDIO Reset SDIO	Output	CMOS – 1.8V
A30 SDIO_D3 SDMMC3_DAT3 SDIO Data 3 SDIO	Bidir	CMOS – 1.8V
A31 SDIO_D2 SDMMC3_DAT2 SDIO Data 2 SDIO	Bidir	CMOS – 1.8V
A32 SDIO_D1 SDMMC3_DAT1 SDIO Data 1 SDIO	Bidir	CMOS – 1.8V
	(DP/HDMI) Input	CMOS – 1.8V
	(DP/HDMI) Bidir	AC-Coupled on carrier
	(DP/HDMI) Bidir	board
A36 USB0_OTG_ID - USB0 ID / VBUS EN USB 2.0	'	Analog
A37 GND - GND GND	-	GND
	O Type A Bidir	USB PHY
	O Type A Bidir	
A40 GND - GND GND	-	GND
A41 RSVD – Not used		-
A42 RSVD – Not used		-
A43 GND - GND	-	GND
A44 PEXO_REFCLK+ PEX_CLK1P PCIe Reference Clock 0+ PCIe	Output	PCIe PHY
A45 PEXO_REFCLK- PEX_CLK1N PCIe Reference Clock 0- PCIe	Output	T GIC TITI
A46 RESET_OUT# - Reset from carrier board to Tegra & System	Control Output	CMOS – 1.8V
A47 RESET_IN# SYS_RESET_IN_N System Reset output from Quill & input to initiate full PMIC reset System	Control Input	Open Drain, 1.8V
A48 CARRIER_PWR_ON - Carrier Power On System	Control Output	CMOS, 3.3V
A49 CHARGER_PRSNT# - PMIC AC OK System	n Input	Open Drain, 1.8V
A50 VDD_RTC VDD_RTC Tegra Real Time Clock block power System	Control Bidir	Power In/Power Out
B1 VDD_IN - Main VDD Input Main D	C input Input	5.5V-19.6V
B2 VDD_IN - Main VDD Input Main Do	C input Input	5.5V-19.6V
B3 GND - GND GND	_	GND
B4 GND - GND GND	-	GND
B5 RSVD - Not used		-



	DIA.	V				
Pin#	Jetson TX1 Pin Name	Tegra X1 Signal	Usage/Description	Usage on Jetson TX1 Carrier Board	Direction	Pin Type
B6	I2C PM DAT	GEN3 I2C SDA	PM I2C Bus Data	12C	Bidir	Open Drain – 1.8V
B7	CARRIER STBY#	SOC PWR REQ	SOC Power Request	System Control	Output	CMOS – 1.8V
B8	VIN PWR BAD#	-	Input Power Bad	System Control	Input	Open Drain – 5V
B9	GPIO17/MDM2AP READY	GPIO PK4	Modem to AP (Tegra) Ready	Modem	Input	CMOS – 1.8V
B10	GPIO18/MODEM COLDBOOT	GPIO_PK6	Modem Cold Boot	Modem	Input	CMOS - 1.8V
B11	JTAG TCLK	JTAG TCK	JTAG Test Clock	JTAG	Input	CMOS – 1.8V
B12	JTAG TDI	JTAG TDI	JTAG Test Data In	JTAG	Input	CMOS – 1.8V
B13	JTAG_FBI	JTAG_TBT N	JTAG Test Reset	JTAG	Input	CMOS - 1.8V
B14	GND	JIAO_INSI_N	GND	GND	iliput -	GND
B15	UART2 RX	UART2_RX	UART 2 Receive	BT	Input	CMOS – 1.8V
		_		BT		
B16	UART2_TX	UART2_TX	UART 2 Transmit		Output	CMOS - 1.8V
B17	FAN_TACH	GPIO_PK7	Fan Tach	Fan Control	Input	CMOS – 1.8V
B18	RSVD	-	Not used		-	-
B19	GPIO11/AP_WAKE_BT	AP_WAKE_NFC	LCD Enable	Display (Control)	Output	CMOS – 1.8V
B20	GPIO10/WIFI_WAKE_AP	NFC_INT	Wi-Fi 2 Wake AP (Tegra)	2nd Wi-Fi/BT	Input	CMOS – 1.8V
B21	GPIO12/BT_EN	GPS_EN	BT 2 Enable	BT	Output	CMOS – 1.8V
B22	GPIO13/BT_WAKE_AP	GPIO_PH6	BT 2 Wake AP (Tegra)	BT	Input	CMOS – 1.8V
B23	GPIO7/TOUCH_RST	TOUCH_RST	Touch Reset	Touch	Output	CMOS – 1.8V
B24	TOUCH_CLK	TOUCH_CLK	Touch Clock	Touch	Output	CMOS – 1.8V
B25	GPIO6/TOUCH_INT	TOUCH_INT	Touch Interrupt	Touch	Input	CMOS – 1.8V
B26	LCD_VDD_EN	LCD_RST	Display Reset	Display (Control)	Output	CMOS – 1.8V
B27	LCD0_BKLT_PWM	LCD_BL_PWM	Display Backlight PWM	Display (Backlight)	Output	CMOS – 1.8V
B28	LCD_BKLT_EN	LCD_BL_EN	Display Backlight Enable	Display (Backlight)	Output	CMOS – 1.8V
B29	SDIO_CMD	SDMMC3_CMD	SDIO Command	SDIO	Bidir	CMOS – 1.8V
B30	SDIO CLK	SDMMC3 CLK	SDIO Clock	SDIO	Output	CMOS – 1.8V
B31	GND	-	GND	GND	_	GND
B32	SDIO DO	SDMMC3 DAT0	SDIO Data 0	SDIO	Bidir	CMOS – 1.8V
B33	HDMI CEC	HDMI_CEC	HDMI CEC	Display (DP/HDMI)	Bidir	Open Drain, 1.8V
B34	DPO AUX CH-	DP AUX CHO N	Display Port 0 Auxiliary Channel-	Display (eDP/DP)	Bidir	AC-Coupled on carrier
B35	DP0_AUX_CH+	DP AUX CHO P	Display Port 0 Auxiliary Channel+	Display (eDP/DP)	Bidir	board
B36	DPO_HPD	DP HPD0	, , , ,		Input	CMOS – 1.8V
B37	USBO VBUS DET	GPIO PZ0	Display Port 0 Hot Plug Detect USB0 VBUS	Display (eDP/DP)	· ·	USB VBUS, 5V
		_		USB VBUS Supply en.	Input	
B38	GND	-	GND	GND	-	GND
B39	USB0_D+	USB0_DP	Micro USB Data+	USB 2.0 Micro AB	Bidir	USB PHY
B40	USB0_D-	USB0_DN	Micro USB Data-	USB 2.0 Micro AB	Bidir	
B41	GND	-	GND	GND	-	GND
B42	USB2_D+	USB3_DP	USB 2.0, Port 2 Data+	2nd Wi-Fi/BT, Modem	Bidir	USB PHY
B43	USB2_D-	USB3_DN	USB 2.0, Port 2 Data+	2nd Wi-Fi/BT, Modem	Bidir	
B44	GND	-	GND	GND	-	GND
B45	PEX1_REFCLK+	PEX_CLK2P	PCIe Reference Clock 1+	PCIe	Output	PCIe PHY
B46	PEX1_REFCLK-	PEX_CLK2N	PCIe Reference Clock 1-	PCIe	Output	. 6.6
B47	GND	-	GND		-	GND
B48	RSVD	-	Not used	-	-	_
B49	RSVD	-	Not used	-	-	-
B50	POWER_BTN#	BUTTON_PWR_ON	Power on	System Control	Input	Open Drain, 1.8V
C1	VDD_IN	-	Main VDD Input	Main DC input	Input	5.5V-19.6V
C2	VDD_IN	-	Main VDD Input	Main VDD Input	Input	5.5V-19.6V
C3	GND	-	GND	GND	-	GND
C4	GND	-	GND	GND	-	GND
C5	RSVD	-	Not used	-	-	-
C6	I2C CAM CLK	CAM I2C SCL	Camera I2C Clock	Camera	Bidir	Open Drain – 1.8V
C7	BATLOW#	LCD GPIO1	GPIO – Low Battery	System	Input	CMOS – 1.8V
C8	RSVD	200_01101	Not used	-	input	C14103 1.0V
C9	RSVD	-	Not used Not used	-	_	
						_
C10	RSVD	-	Not used	-	-	-
C11	RSVD	-	Not used	-	-	-
C12	RSVD	-	Not used	-	-	-
C13	RSVD	-	Not used	-	-	-
	I2S1 SDIN	GPIO_PK1	I2S Audio Port 1 Data In	Audio	Input	CMOS – 1.8V
C14	-					
C15	I2S1_CLK	GPIO_PK3	I2S Audio Port 1 Clock	Audio	Bidir	CMOS – 1.8V
	I2S1_CLK FAN_PWM	GPIO_PK3 GPIO_PE7	I2S Audio Port 1 Clock Fan PWM	Audio Fan Control	Bidir Output	CMOS – 1.8V CMOS – 1.8V



NVIDIA

Pin#	Jetson TX1 Pin Name	Tegra X1 Signal	Usage/Description	Usage on Jetson TX1 Carrier Board	Direction	Pin Type
C18	RSVD	-	Not used	-		-
C19	RSVD	-	Not used	-		-
C20	RSVD	-	Not used	_		_
C21	GND	_	GND	GND	_	GND
C22	CSI5 D0-	CSI F D0 N	Camera, CSI 5 Data 0-	Camera	Input	CITE
C23	CSI5_D0+	CSI F D0 P	Camera, CSI 5 Data 0+	Camera	Input	MIPI D-PHY
C24	GND	-	GND	GND	-	GND
C25	CSI3 DO-	CSI D D0 N	Camera, CSI 3 Data 0-	Camera	Input	GIAD
C26	CSI3_D0+	CSI_D_DO_N	Camera, CSI 3 Data 0+	Camera	Input	MIPI D-PHY
C27	GND	C3I_B_B0_I	GND	GND		GND
C28	CSI1 D0-	CSI B DO N	Camera, CSI 1 Data 0-	Camera	Input	GIAD
C29	CSI1_D0+		Camera, CSI 1 Data 0+	Camera		MIPI D-PHY
	GND	CSI_B_D0_P	,	GND	Input -	CNID
C30			GND			GND
C31	DSI3_D0+	DSI_B_D2_P	Display, DSI 3 Data 2+	Display (DSI)	Output	MIPI D-PHY
C32	DSI3_D0-	DSI_B_D2_N	Display, DSI 3 Data 2-	Display (DSI)	Output	2112
C33	GND		GND	GND	-	GND
C34	DSI1_D0+	DSI_A_D2_P	Display, DSI 1 Data 2+	Display (DSI)	Output	MIPI D-PHY
C35	DSI1_D0-	DSI_A_D2_N	Display, DSI 1 Data 2-	Display (DSI)	Output	
C36	GND	-	GND	GND	-	GND
C37	DP1_TX1-	HDMI_DP_TXDN1	DisplayPort 1 Lane 1- / HDMI Lane 1-	Display (DP/HDMI)	Output	AC-Coupled on carrier
C38	DP1_TX1+	HDMI_DP_TXDP1	DisplayPort 1 Lane 1+ / HDMI Lane 1+	Display (DP/HDMI)	Output	board
C39	GND	-	GND	GND	-	GND
C40	PEX2_TX+	PEX_TX2P	PCIe Lane 2 Transmit+	PCIe	Output	PCIe PHY, AC-Coupled on
C41	PEX2_TX-	PEX_TX2N	PCIe Lane 2 Transmit -	PCIe	Output	carrier board
C42	GND	-	GND	GND	-	GND
C43	USB_SS0_TX+	PEX_TX5P	USB 3.0 #0 Transmit+ (PCIe Lane 5)	USB 3.0	Output	USB SS PHY, AC-Coupled on
C44	USB_SS0_TX-	PEX_TX5N	USB 3.0 #0 Transmit- (PCIe Lane 5)	USB 3.0	Output	carrier board
C45	GND	-	GND	GND	-	GND
C46	RSVD	-	Not used	-	-	-
C47	PEX1 CLKREQ#	PEX_L1_CLKREQ_N	PCIE 1 Clock Request	PCIe	Bidir	
C48	PEXO CLKREQ#	PEX LO CLKREQ N	PCIE 0 Clock Request	PCIe	Bidir	Open Drain 3.3V, Pull-up on
C49	PEXO RST#	PEX LO RST N	PCIe Reset 0	PCIe	Output	Jetson TX1
C50	RSVD		Not used	_	_	-
D1	RSVD	-	Not used	-	_	-
D2	RSVD	-	Not used	_	_	_
D3	RSVD	_	Not used	_	_	_
D4	RSVD	_	Not used	_	_	_
D5	RSVD	_	Not used	_	_	_
D6	I2C CAM DAT	CAM I2C SDA	Camera I2C Data	Camera	Bidir	Open Drain – 1.8V
D7	GPIO5/CAM FLASH EN	CAM_IZE_SBA	Camera Flash Enable	Cameras	Output	CMOS – 1.8V
D8	RSVD	CAIVI_TEASTI_EN	Not used	Cameras	Output	CIVIO3 - 1.8V
D9		LIADT2 TV	UART 1 Transmit	Carial Dart	Output	- CMOS – 1.8V
	UART1_TX	UART3_TX		Serial Port	Output	
D10	UART1_RX	UART3_RX	UART 1 Receive	Serial Port	Input	CMOS – 1.8V
D11	RSVD	_	Not used	_		_
D12	RSVD	-	Not used	-	D: "	-
D13	I2S1_LRCLK	GPIO_PK0	I2S Audio Port 1 Field Select	Audio	Bidir	CMOS - 1.8V
D14	I2S1_SDOUT	GPIO_PK2	I2S Audio Port 1 Data Out	Audio	Bidir	CMOS – 1.8V
D15	I2C_GPO_DAT	GEN1_I2C_SDA	General I2C Bus #1 Data	I2C (General)	Bidir	Open Drain – 1.8V
D16	RSVD	-	Not used	-	-	-
D17	RSVD	-	Not used	-	-	-
D18	RSVD	-	Not used	-	-	-
D19	RSVD	-	Not used	-	-	-
D20	GND	-	GND	GND	-	GND
D21	CSI5_CLK-	CSI_F_CLK_N	Camera, CSI 5 Clock-	Camera	Input	WIDI D DEIV
D22	CSI5_CLK+	CSI_F_CLK_P	Camera, CSI 5 Clock+	Camera	Input	MIPI D-PHY
D23	GND	-	GND	GND	-	GND
D24	CSI3_CLK-	CSI_D_CLK_N	Camera, CSI 3 Clock-	Camera	Input	
D25	CSI3 CLK+	CSI_D_CLK_P	Camera, CSI 3 Clock+	Camera	Input	MIPI D-PHY
D26	GND		GND	GND	-	GND
D27	CSI1 CLK-	CSI_B_CLK_N	Camera, CSI 1 Clock-	Camera	Input	
D28	CSI1_CLK+	CSI_B_CLK_P	Camera, CSI 1 Clock+	Camera	Input	MIPI D-PHY
D29	GND	-	GND	GND		GND
023	0.45		0.10	GIVD		GIAD



Usage on Jetson TX1 Jetson TX1 Pin Name Tegra X1 Signal Usage/Description Direction Pin Type **Carrier Board** D30 RSVD Not used D31 **RSVD** Not used D32 GND GND GND GND D33 **RSVD** Not used D34 RSVD Not used GND D35 GND GND GND DisplayPort 1 Lane 2- / HDMI Lane 0-D36 DP1 TX2 HDMI DP TXDN2 Display (DP/HDMI) Output AC-Coupled on carrier D37 DP1_TX2+ HDMI_DP_TXDP2 DisplayPort 1 Lane 2+ / HDMI Lane 0+ Display (DP/HDMI) Output board D38 GND GND GND GND D39 PEX_RFU_TX+ PEX TX1P PCIe Lane RFU Transmit+ PCIe Output PCIe PHY, AC-Coupled on PCIe Lane RFU Transmitcarrier board D40 PEX_RFU_TX-PEX_TX1N PCIe Output GND GND GND GND D41 D42 USB_SS1_TX+ PEX TX3P USB 3.0 #2 or PCle #0 1 Transmit+ PCIe / USB 3.0 Output USB SS PHY, AC-Coupled on USB 3.0 #2 or PCIe #0_1 Transmit-PCIe / USB 3.0 carrier board D43 USB_SS1_TX-PEX TX3N Output D44 GND GND GND GND SATA or USB 3.0 #3 Transmit+ D45 SATA_TX+ SATA_LO_TXP SATA Output SATA PHY, AC-Coupled on D46 SATA TX-SATA LO TXN SATA or USB 3.0 #3 Transmit-SATA Output carrier board D47 RSVD Not used Open Drain 3.3V, Pull-up on PCIe Wake PCIe D48 PEX WAKE* PEX_WAKE_N Input Jetson TX1 D49 RSVD Not used D50 RSVD Not used BUTTON VOL UP FORCE RECOV# CMOS - 1.8V E1 Force Recovery strap pin System Control Input Sleep (VOL DOWN) E2 SLEEP* POWER_SLIDE_SW Sleep input Open Drain, 1.8V Input button SPIO CLK SPI4 SCK SPI 0 Clock Not used CMOS - 1.8V E3 Bidir E4 SPI0_MISO SPI4_MISO SPI 0 MISO Not used Bidir CMOS - 1.8V I2S Audio Port 3 Data In CMOS – 1.8V I2S3_SDIN DAP4_DIN Audio E5 Input I2S3 CLK DAP4 SCLK I2S Audio Port 3 Clock CMOS - 1.8V E6 Audio Ridir E7 RSVD Not used E8 RSVD Not used E9 UART1 RTS# UART3 TX **UART 1 Transmit** Serial Port Output CMOS - 1.8V UART3_RX E10 UART1_CTS# UART 1 Receive Serial Port Input CMOS - 1.8V E11 RSVD Not used E12 RSVD Not used E13 SPI1_CS1# SPI1_CS1 SPI 1 Chip Select 1 **Audio Expansion** CMOS - 1.8V E14 SPI1 CS0# SPI1 CS0 SPI 1 Chip Select 0 Audio (Control) Bidir CMOS - 1.8V E15 I2C_GPO_CLK GEN1_I2C_SCL General I2C Bus #0 Clock I2C (General) Bidir Open Drain - 1.8V E16 RSVD Not used E17 RSVD Not used E18 RSVD Not used E19 GND GND GND GND E20 CSI5_D1-CSI_F_D1_N Camera, CSI 5 Data 1-Camera Input MIPI D-PHY Camera, CSI 5 Data 1+ E21 CSI5_D1+ CSI_F_D1_P Camera Input E22 GND GND GND GND E23 CSI3_D1-CSI_D_D1_N Camera, CSI 3 Data 1-Camera Input MIPI D-PHY E24 CSI3 D1+ CSI D D1 P Camera, CSI 3 Data 1+ Camera Input E25 GND GND GND GND CSI1_D1-Camera, CSI 1 Data 1-CSI B D1 N E26 Camera Input MIPI D-PHY E27 CSI1 D1+ CSI B D1 P Camera, CSI 1 Data 1+ Camera Input E28 GND GND GND GND DSI3_D1+ DSI B D3 P Display, DSI 3 Data 3+ E29 Display (DSI) Output MIPI D-PHY E30 DSI3_D1-DSI_B_D3_N Display, DSI 3 Data 3-Display (DSI) Output E31 GND GND GND GND Display, DSI 1 Data 3+ DSI1 D1+ DSI A D3 P E32 Display (DSI) Output MIPI D-PHY E33 DSI1_D1-DSI_A_D3_N Display, DSI 1 Data 3-Display (DSI) Output GND E34 GND GND GND HDMI_DP_TXDN3 DisplayPort 1 Lane 3- / HDMI Clk Lane-Display (DP/HDMI) E35 DP1 TX3-Output AC-Coupled on carrier DP1 TX3+ HDMI_DP_TXDP3 DisplayPort 1 Lane 3+ / HDMI Clk Lane+ Display (DP/HDMI) board E36 Output GND E37 GND GND GND E38 DP1_TX0-HDMI_DP_TXDN0 DisplayPort 1 Lane 0- / HDMI Lane 2-Display (DP/HDMI) Output AC-Coupled on carrier

DisplayPort 1 Lane 0+ / HDMI Lane 2+

GND

Display (DP/HDMI)

GND

HDMI DP TXDP0

E39

E40

DP1 TX0+

GND

board

GND

Output



Usage on Jetson TX1 Jetson TX1 Pin Name Tegra X1 Signal Usage/Description Direction Pin Type **Carrier Board** PCle Lane 1 or USB 3.0 #2 Transmit+ E41 PEX1 TX+ PEX_TX0P PCIe Output PCIe PHY, AC-Coupled on E42 PEX TXON PCIe Lane 1 or USB 3.0 #2 Transmit -PCIe carrier board PEX1 TX-Output GND E43 GND GND GND E44 PEX0 TX+ PEX TX4P PCIe Lane 0 Transmit+ PCle Output PCIe PHY, AC-Coupled on carrier board E45 PEXO TX-PFX TX4N PCIe Lane 0 Transmit-PCle Output E46 GND GND GND GND E47 GBE LINK ACT# GbE RJ45 connector Link ACT LED0 LAN Output CMOS - 3.3V tolerant E48 GBE_MDI0+ GbE Transformer Data 0+ LAN Bidir MDI GBE_MDI0-GbE Transformer Data 0-LAN E49 Bidir Open Drain 3.3V, Pull-up on F50 PFX1 RST# PEX L1 RST N PCIe 1 Reset 2nd Wi-Fi/RT Modem Output Jetson TX1 F1 AUDIO MCLK AUD MCLK Audio Codec Master Clock Audio Output CMOS - 1.8V CMOS - 1.8V GPIO19/AUD RST GPIO X1 AUD Audio Codec Reset F2 Audio Output SPIO CSO# SPI4 CS0 CMOS - 1.8V F3 SPLO Chip Select O Not used Bidir F4 SPIO MOSI SPI4 MOSI SPI 0 MOSI Not used Bidir CMOS - 1.8V F5 I2S3_LRCLK DAP4_FS 12S Audio Port 3 Field Select Audio Bidir CMOS - 1.8V **I2S3 SDOUT** DAP4 DOUT I2S Audio Port 3 Data Out Audio Bidir CMOS - 1.8V F6 F7 GPIO1/CAM1_PWR# CAM1_PWDN Camera 1 Power Down Camera Output CMOS - 1.8V F8 CAM1_MCLK CAM1_MCLK Camera 1 Reference Clock CMOS - 1.8V Camera Output F9 CAMO MCLK CAMO MCLK Camera 0 Reference Clock Output CMOS - 1.8V Camera F10 GND GND GND GND F11 **RSVD** Not used F12 **RSVD** Not used F13 SPI1 MOSI SPI1 MOSI SPI 1 MOSI Audio (Control) Bidir CMOS - 1.8V F14 SPI1 MISO SPI1 MISO SPI 1 MISO CMOS - 1.8V Audio (Control) Bidir F15 GND GND GND GND F16 SPI2 CS1# SPI2 CS1 SPI 2 Chip Select 1 Display/Touch Bidir CMOS - 1.8V F17 SDCARD CD# GPIO PZ1 SD Card Card Detect SD Card Input CMOS - 1.8V SDCARD_D3 SD Card CMOS - 3.3/1.8V F18 Bidir SDMMC1_DAT3 SD Card Data 3 SDCARD D2 SDMMC1 DAT2 SD Card Data 2 SD Card CMOS - 3.3/1.8V F19 Bidir F20 SDCARD_WP GPIO_PZ4 SD Card Write Protect SD Card Input CMOS - 1.8V GND GND GND F21 GND F22 CSI4 D0-CSI E DO N Camera, CSI 4 Clock-Camera Input MIPI D-PHY Camera, CSI 4 Clock+ F23 CSI4 D0+ CSI E DO P Camera Input GND GND GND GND F24 F25 CSI2_D0-CSI_C_D0_N Camera, CSI 2 Data 0-Camera Input MIPI D-PHY F26 CSI2_D0+ CSI_C_D0_P Camera, CSI 2 Data 0+ Cameras Input F27 GND GND GND GND CSI_A_D0_N Camera, CSI 0 Data 0-CSI0_D0-F28 Camera Input MIPI D-PHY F29 CSIO DO+ CSI A DO P Camera, CSI 0 Data 0+ Camera Input F30 GND GND GND GND DSI2_D0+ DSI_B_D0_P Display, DSI 2 Data 0+ F31 Display (DSI) Output MIPI D-PHY F32 DSI2_D0-DSI_B_D0_N Display, DSI 2 Data 0-Display (DSI) Output GND F33 GND GND GND Display, DSI 0 Data 0+ DSI A DO P Output F34 DSIO DO+ Display (DSI) MIPI D-PHY F35 DSIO DO-DSI A DO N Display, DSI 0 Data 0-Display (DSI) Output GND GND GND F36 GND AC-Coupled on carrier F37 DP0_TX1-EDP_TXD1_N Display Port 0 Data Lane 1-Display (eDP/DP) Output EDP_TXD1_P Display Port 0 Data Lane 1+ Display (eDP/DP) board F38 DP0 TX1+ Output F39 GND GND GND GND F40 PEX2 RX+ PEX RX2P PCIe Lane 2 Receive+ PCIe PCIe PHY, AC-Coupled on Input PEX2_RX-PEX_RX2N carrier board F41 PCIe Lane 2 Receive-PCIe Input GND F42 GND GND GND USB_SSO_RX+ PEX_RX5P USB 3.0 #0 Receive + (PCIe Lane 5) USB 3.0 F43 Input USB SS PHY, AC-Coupled F44 USB SSO RX-PEX_RX5N USB 3.0 #0 Receive - (PCIe Lane 5) USB 3.0 (off Jetson TX1) Input F45 GND GND GND F46 GBE_LINK1000# GbE RJ45 connector Link 1000 LED2 LAN Output CMOS - 3.3V Tolerant F47 GBE MDI1+ GbE Transformer Data 1+ LAN Bidir MDI F48 GBE_MDI1-GbE Transformer Data 1-LAN Bidir GND F49 GND GND GND F50 GBE LINK100# GbE RJ45 connector Link 100 LED1 LAN CMOS - 3.3V Tolerant Output G1 I2SO_SDIN DAP1 DIN Digital Audio Port 1 Data In Audio Input CMOS - 1.8V



Usage on Jetson TX1 Jetson TX1 Pin Name Tegra X1 Signal Usage/Description Direction Pin Type **Carrier Board** DAP1_SCLK Digital Audio Port 1 Clock CMOS - 1.8V G2 I2SO CLK Audio Bidir GND GND GND G3 GND G4 RSVD Not used G5 I2S2 CLK DMIC2 DAT Digital Audio Port 3 Clock Audio Bidir CMOS - 1.8V G6 12S2 SDIN DMIC1 DAT Digital Audio Port 3 Data In Audio Input CMOS - 1.8V G7 GPIO4/CAM STROBE CAM1_STROBE Camera 1 Strobe Output CMOS - 1.8V Camera G8 GPIO0/CAM0 PWR# CAM1 PWDN Camera 1 Power Down Camera Output CMOS - 1.8V G9 UART3_CTS# Not used G10 UART3_RTS# Not used G11 UARTO_RTS# UART1_RTS_N UART 1 Return to Send Debug CMOS - 1.8V -UART1_RX UARTO_RX UART 1 Receive CMOS - 1.8V G12 Debug Input Audio (Control) SPI1 SCK SPI 1 Clock Bidir CMOS - 1.8V G13 SPI1 CLK G14 GPIO9/MOTION INT MOTION INT ICM20628 Gyro/Accel CMOS - 1.8V Input Sensors SPI2_MOSI SPI 2 MOSI Display/Touch CMOS - 1.8V G15 SPI2_MOSI Bidir G16 SPI2_CS0# SPI2 CS0 SPI 2 Chip Select 0 Display/Touch Bidir CMOS - 1.8V G17 GND GND GND GND Output G18 SDCARD CLK SDMMC1 CLK SD Card Clock SD Card CMOS - 3.3/1.8V G19 SDCARD CMD SDMMC1 CMD SD Card Command SD Card Bidir CMOS - 3.3/1.8V GND G20 GND GND GND G21 CSI4_CLK-CSI_E_CLK_N Camera, CSI 4 Clock-Cameras Input MIPI D-PHY G22 CSI4_CLK+ CSI_E_CLK_P Camera CSI 4 Clock+ Camera Input G23 GND GND GND GND G24 CSI2 CLK-CSI C CLK N Camera, CSI 2 Clock-Camera Input MIPI D-PHY Camera, CSI 2 Clock+ G25 CSI2_CLK+ CSI_C_CLK_P Camera Input GND G26 GND GND GND G27 CSIO_CLK-CSI_A_CLK_N Camera, CSI 0 Clock-Cameras Input MIPI D-PHY CSIO CLK+ CSI_A_CLK_P Camera, CSI 0 Clock+ G28 Camera Input GND G29 GND GND GND G30 DSI2_CLK+ DSI_B_CLK_P Display DSI 2 Clock+ Display (DSI) Output MIPI D-PHY DSI2 CLK-DSI B CLK N Display DSI 2 Clock-Display (DSI) Output G31 GND GND G32 GND GND Display, DSI 0 Clock+ G33 DSIO CLK+ DSI_A_CLK_P Display (DSI) Output MIPI D-PHY G34 DSIO CLK-DSI A CLK N Display, DSI 0 Clock-Display (DSI) Output G35 GND GND GND GND G36 DP0 TX2-EDP TXD2 N Display Port 0 Data Lane 2-Display (eDP/DP) Output AC-Coupled on carrier board G37 DP0_TX2+ EDP TXD2 P Display Port 0 Data Lane 2+ Display (eDP/DP) Output GND GND GND G38 GND G39 PEX RFU RX+ PEX RX1P PCIe Lane RFU Receive+ PCIe Input PCIe PHY, AC-Coupled on carrier board G40 PEX_RFU_RX-PEX_RX1N PCIe Lane RFU Receive+ PCIe Input G41 GND GND GND GND USB 3.0 #1 or PCIe Lane 3 Receive+ G42 USB_SS1_RX+ PEX_RX3P PCIe / USB 3.0 Input USB SS PHY, AC-Coupled USB 3.0 #1 or PCIe Lane 3 Receive-PCle / USB 3.0 (off Jetson TX1) USB_SS1_RX-PEX_RX3N Input G43 G44 GND GND GND GND G45 SATA_RX+ SATA_LO_RXP SATA or USB 3.0 #3 Receive+ SATA SATA PHY, AC-Coupled on Input SATA RX-SATA LO RXN SATA or USB 3.0 #3 Receive-SATA carrier board G46 Input G47 GND GND GND GND GBE MDI2+ G48 GbE Transformer Data 2+ LAN Bidir MDI G49 GBE MDI2-GbE Transformer Data 2-LAN Bidir G50 GND GND GND GND 12S Audio Port 0 Field Select Н1 I2SO_LRCLK DAP1 FS Audio Bidir CMOS - 1.8V H2 I2S0_SDOUT DAP1_DOUT I2S Audio Port 0 Data Out Audio Bidir CMOS - 1.8V НЗ GPIO20/AUD INT GPIO PE6 Audio Codec Interrupt Audio CMOS - 1.8V Input RSVD Н4 Not used Н5 I2S2_LRCLK DMIC1_CLK 12S Audio Port 2 Field Select Audio Bidir CMOS - 1.8V I2S2_SDOUT I2S Audio Port 2 Data Out CMOS - 1.8V Н6 DMIC2_CLK Audio Bidir GPIO3/CAM1_RST# Н7 CAM_AF_EN Camera Autofocus Enable Camera Output CMOS - 1.8V CAM RST Н8 GPIO2/CAM0_RST# Camera Reset Camera Output CMOS - 1.8V UART3 RX Н9 Not used H10 UART3 TX Not used H11 UARTO_CTS# UART1_CTS UART 0 Clear to Send Debug Input CMOS - 1.8V H12 UARTO_TX UART1_TX **UART 0 Transmit** Debug Output CMOS - 1.8V GPIO8/ALS_PROX_INT H13 ALS_PROX_INT Proximity sensor Interrupt Sensor Input CMOS - 1.8V



Usage on Jetson TX1 Jetson TX1 Pin Name Tegra X1 Signal Usage/Description Direction Pin Type **Carrier Board** SPI2_SCK H14 SPI 2 Clock Bidir CMOS - 1.8V SPI2_CLK Display/Touch Display/Touch H15 SPI2 MISO SPI2 MISO SPI 2 MISO CMOS - 1.8V Bidir SDCARD_PWR_EN GPIO_PZ3 H16 SD Card power switch Enable SD Card Output CMOS - 1.8V H17 SDCARD_D1 SDMMC1_DAT1 SD Card Data 1 SD Card Bidir CMOS - 3.3V/1.8V SDCARD D0 SDMMC1_DAT0 H18 SD Card Data 0 SD Card Bidir CMOS - 3.3V/1.8V H19 GND GND GND GND H20 CSI4 D1-CSI E D1 N Camera, CSI 4 Data 1-Camera Input MIPI D-PHY H21 CSI4_D1+ CSI_E_D1_P Camera, CSI 4 Data 1+ Camera Input H22 GND GND GND GND H23 CSI2_D1-CSI_C_D1_N Camera, CSI 2 Data 1-Camera Input MIPI D-PHY Camera, CSI 2 Data 1+ H24 CSI_C_D1_P CSI2_D1+ Cameras Input GND GND GND GND H25 H26 CSIO_D1-CSI_A_D1_N Camera, CSI 0 Data 1-Camera Input MIPI D-PHY CSIO_D1+ CSI A D1 P Camera, CSI 0 Data 1+ H27 Camera Input H28 GND GND GND GND DSI_B_D1_P Display (DSI) H29 DSI2_D1+ Display, DSI 2 Data 1+ Output MIPI D-PHY Display, DSI 2 Data 1-H30 DSI2 D1-DSI_B_D1_N Display (DSI) Output GND H31 GND GND GND DSI0_D1+ DSI_A_D1_P Display, DSI 0 Data 1+ Display (DSI) H32 Output MIPI D-PHY H33 DSI0_D1-DSI_A_D1_N Display, DSI 0 Data 1-Display (DSI) Output GND GND H34 GND GND H35 DP0_TX3-EDP TXD3 N Display Port 0 Data Lane 3-Display (eDP/DP) Output AC-Coupled on carrier H36 DP0 TX3+ EDP TXD3 P Display Port 0 Data Lane 3+ Display (eDP/DP) Output board GND H37 GND **GND** H38 DP0 TX0-EDP TXD0 N Display Port 0 Data Lane 0-Display (eDP/DP) Output AC-Coupled on carrier H39 DP0_TX0+ EDP_TXD0_P Display Port 0 Data Lane 0+ Display (eDP/DP) Output board H40 GND GND GND GND H41 PEX1 RX+ PEX RXOP PCIe Lane 1 or USB 3.0 #2 Receive+ PCIe PCIe PHY, AC-Coupled on Input H42 PEX1_RX-PEX_RXON PCIe Lane 1 or USB 3.0 #2 Receive-PCIe Input carrier board GND H43 GND GND GND PEX_RX4P H44 PEXO_RX+ PCIe Lane 0 Receive+ PCIe Input PCIe PHY, AC-Coupled on PEXO_RX-PEX_RX4N PCIe Lane 0 Receive+ PCle carrier board H45 Input H46 GND GND GND GND GBE_MDI3+ GbE Transformer Data 3+ LAN H47 Bidir MDI H48 GBE MDI3-GbE Transformer Data 3-LAN Bidir H49 GND GND GND GND RSVD H50 Not used

Notes:

- The Usage/Description column uses the Jetson TX1 port/lane/interface references.
- In the Type/Dir column, Output is from Jetson TX1. Input is to Jetson TX1. Bidir is for Bidirectional signals.
- See Section 12.0 for details on the CMOS & Open-drain Pad Types




4.0 POWER

Caution

Jetson TX1 is not hot-pluggable. Before installing or removing the module, the main power supply (to VDD_IN pins) must be disconnected and adequate time (recommended > 1 minute) allowed for the various power rails to fully discharge.

Figure 2. Power Block Diagram



4.1 Jetson TX1 Power & Control

Table 6 Jetson TX1 Power & Power Control (Visible at Jetson TX1 Pins)

Power Rails	Usage	(V)	Power Supply	Source
VDD_IN (VDD_MUX)	Main power – Supplies PMU & external supplies	5.5- 19.6	External	Carrier board Supply
VDD_RTC	Back-up Real-Time-Clock rail (connects to Lithium Cell or super capacitor on carrier board)	1.65- 5.5	PMIC is supply when charging cap or coin cell	Super cap or coin cell is source when system is disconnected from power
Control			Direction	Pin Type
VIN_PWR_BAD#	Carrier board indication to Jetson TX1 that the VDD_VIN power is good. Carrier board should assert this high only when VIN has reached its required voltage level and is stable. This prevents Jetson TX1 from powering up until the VIN power is stable.		Input	CMOS VDD_IN
CARRIER_PWR_ON	Used as part of the power up sequence. Jetson TX1 asserts this signal when it is safe for the carrier board to power up.		Output	CMOS, 3.3V
RESET_IN#	General purpose reset output from Jetson TX1 to the carrier board. Also can be driven from carrier board to initiate a full system reset including the PMIC.		Bidirectional	Open Drain, 1.8V
RESET_OUT#	Optional forced reset to Jetson TX1 from the carrier board to enter Boundary Scan test mode.		Input	CMOS, 1.8V
POWER_BTN#	Power button input to Jetson TX1 from the carrier board. This signal is pulled up on Jetson TX1.		Input	Open Drain, 1.8V
SLEEP#	Sleep Request to Jetson TX1 from carrier board. A pull-up is present on Jetson TX1.		Input	Open Drain, 1.8V
CARRIER_STBY#	Jetson TX1 drives this signal low when it is in the standby power state.		Output	CMOS, 1.8V
CHARGER_PRSNT#	Can optionally be used to support auto-power-on where the Jetson TX1 platform will power-on when the main power source is connected instead of waiting for a power button press.		Input	Open Drain, 1.8V

Note: When operated near the minimum voltage, the power supported by some of the supplies may be reduced.



4.2 Supply Allocation

Table 7 Jetson TX1 Internal Power Subsystem Allocation

Power Rails	Usage	(V)	Power Supply	Source
VDD_5V0_SYS	Supplies various switchers & load switches that in	5.0	5V DC-DC	VDD_IN
	turn power the various circuits & peripherals on			
	Jetson TX1.			
VDD_3V3_SYS	Supplies various LDOs & load switches that in turn	3.3	3.3V DC-DC	VDD_IN
	power the various circuits & peripherals on Jetson			
	TX1.			
VDD_CPU	Tegra CPU	1.0 (Var)	OpenVREG	VDD_5V0_SYS
VDD_GPU	Tegra GPU	1.0 (Var)	OpenVREG	VDD_5V0_SYS
VDD_SOC (CORE)	Tegra SOC	1.1 (Var)	PMU Switcher 0	VDD_5V0_SYS
VDD_DDR_1V1	LPDDR4	1.1	PMU Switcher 1	VDD_5V0_SYS
VDD_PRE_REG_1V35	Source for some PMU LDO inputs	1.35	PMU Switcher 2	VDD_5V0_SYS
VDD_1V8	Tegra, eMMC, Wi-Fi	1.8	PMU Switcher 3	VDD_5V0_SYS
AVDD_DSI_CSI_1V2	Tegra CSI & DSI	1.2	PMU LDO 0	VDD_PRE_REG_1V35
VDDIO_SDMMC_AP	Tegra SDMMC	1.8/2.8	PMU LDO 2	VDD_3V3_SYS
VDD_RTC (See note)	Tegra Real Time Clock/Always-on Rail	0.9 (Var)	PMU LDO 4	VDD_5V0_SYS
AVDD_1V05_PLL	Tegra PLLs	1.05	PMU LDO 7	VDD_PRE_REG_1V35
AVDD_SATA_HDMI_DP_1V05	Tegra SATA & HDMI	1.05	PMU LDO 8	VDD_PRE_REG_1V35
VDD_PEX_1V05	Tegra PEX / USB 3.0	1.05	LDO	VDD_1V8
VDD_1V8_PLL_UTMIP	DD_1V8_PLL_UTMIP Tegra USB PLL		Load Switch	VDD_1V8
AVDD_IO_EDP_1V05	1.05	Load Switch	AVDD_1V05_PLL	
VDD_3V3_SLP	3.3V peripheral rail – Off in Deep Sleep	3.3	Load Switch	VDD_3V3_SYS
VDD_1V8_COM	Wi-Fi/BT	1.8	Load Switch	VDD_1V8

Note: This is the Tegra X1 supply, and should not be confused with the Jetson TX1 VDD_RTC pin which is the supply that connects to the PMIC BBATT pin to keep the Real-Time Clock powered.

4.3 Power Sequencing

In order to ensure reliable and consistent power up sequencing, VIN_PWR_BAD#, CARRIER_PWR_ON, and RESET_OUT# are implemented on the Jetson TX1 connector. The VIN_PWR_BAD# signal is generated by the carrier board and passed to Jetson TX1 to keep it powered off until the VDD_IN supply is stable and it is possible to power up any standby circuits on the Jetson TX1. This signal prevents the Jetson TX1 from powering up prematurely before the carrier board has charged up its decoupling capacitors and power to the Jetson TX1 is stable.

As can be seen in the power up sequence below, the Jetson TX1 is powered before the main carrier board circuits. The CARRIER_PWR_ON signal is generated by Jetson TX1 and passed to the carrier board to indicate that the Jetson TX1 is powered up and that the power up sequence for the carrier board circuits can begin.

After a period sufficient to allow the carrier board circuits to power up, the RESET_OUT# is de-asserted.

Figure 3. Power Up Sequence







Figure 4. Power Down Sequence




Note: During run time if any I/O rail is switched OFF or ON, the following sequences should be performed. Violating these sequences will result in extra in-rush current during the rail transition.

- OFF Sequence
 - NO_IOPOWER is enable by configuring appropriate bit in the PMC register APBDEV_PMC_NO_IOPOWER_0
 - Rail powered OFF
- ON Sequence
 - Rail powered ON
 - NO_IOPOWER is disable by configuring appropriate bit in the PMC register APBDEV_PMC_NO_IOPOWER_0

4.4 Power Discharge

In order to meet the Power Down requirements, discharge circuitry is required. In the figure below the DISCHARGE signal is generated, based on a transition of the CARRIER_POWER_ON signal or the removal of the main supply (VDD_MUX/VDD_IN). When DISCHARGE is asserted, VDD_5V0_IO_SYS, VDD_3V3_SYS, VDD_1V8 and VDD_3V3_SLP are forced to GND in a controlled manner. Removal of the VDD_MUX supply also causes VIN_PWR_BAD# to go active which controls the main 5V supply on Jetson TX1.

Figure 5. Power Discharge





4.5 Power & Voltage Monitoring

4.5.1 Power Monitor

A Power monitor is provided on the Jetson TX1. This device monitors the main DC, GPU & CPU supplies. The monitor will toggle a WARN (warning) output, or a CRIT (critical) output, depending on the power "seen" at the sense resistors and the thresholds set for each supply.





Figure 6. Main DC, GPU & CPU Supply Power Monitor

4.5.2 Voltage Monitor

A voltage monitor circuit is implemented on the Jetson TX1 to indicate if the main DC input rail, VDD_IN, "droops" below an acceptable level. The device used will react quickly and generate an alert to one of the Tegra SOC_THERM capable pins (CLK_32K_OUT). The voltage monitor circuit is implemented with a fast voltage comparator supplied by VDD_IN with a 1.8V (VDD_1V8) reference common with the Tegra IO domain that receives the output signal. This device has an open drain active low output which is pulled low when the VDD_IN voltage drops below the selected threshold.

Figure 7. Voltage Monitor Connections



Note: The threshold for VDD_IN, determined by the voltage divider components used in the circuit above is 5.78V.



4.6 Deep Sleep Wake Considerations

Certain events are required to generate a wake condition. This can vary depending on Operation System. Check platform design guide and reference schematics for specific connections by platform type.

Table 8. Jetson TX1 Signal Wake Events

Potential Wake Event	Jetson TX1 Pin Assigned	Wake #
Audio interrupt	GPIO20_AUD_INT	4
External BT wake request to AP	GPIO13_BT_WAKE_AP	10
External Wi-Fi wake request to AP	GPIO10_WIFI_WAKE_AP	11
Modem to AP ready	GPIO17_MDM2AP_READY	14
Modem cold boot alert	GPIO18_MDM_COLDBOOT	15
HDMI CEC	HDMI_CEC	19
GPIO expander 0 Interrupt	GPIO_EXPO_INT	21
Power ON button	POWER_BTN#	24
Charging interrupt	CHARGING#	26
Sleep request from carrier board	SLEEP#	27
Ambient/proximity interrupt	GPIO8_ALS_PROX_INT	32
HDMI Hot Plug Detect	DP1_HPD	53
Battery low warning	BATLOW#	57
Primary modem wake request to AP	GPIO16_MDM_WAKE_AP	61
Touch controller interrupt	GPIO6_TOUCH_INT	62
Motion sensor interrupt	GPIO9_MOTION_INT	63

4.7 Optional Auto-Power-On Support

This section provides guidance for modifying a carrier board design to power the platform on when VDD_IN is first powered, instead of waiting for a power button press. In order to power the system on without a power button, a specific sequence is required between the time the VDD_IN power (5.5V-19.6V) is connected and the CHARGER_PRSNT# pin on Jetson TX1 is driven high. The CHARGER_PRSNT# pin connects to the Jetson TX1 PMIC and requires a minimum delay of 300ms from the point VDD_IN reaches its minimum level (5.5V) before it can be driven low. Three options to meet this requirement and allow Auto-Power-On are described:

- Microcontroller: Recommended if a microcontroller is already being used to control power-on.
- Supervisor IC: Using a supervisor IC and related discrete devices to meet the sequencing requirements.
- Discrete Circuit: Circuit using only discrete devices to meet the sequencing requirements


Microcontroller

If a microcontroller is already present on the carrier board and is used to power the system on when the main power source is connected, then it can be used to support Auto-Power-On with the following conditions:

- After the microcontroller is out of reset wait 300ms before pulsing CHARGER PRSNT# or POWER BTN# low
- If the POWER BTN# pin is used, it should be held low for a time period between 40ms & 5sec.
- If the CHARGER PRSNT# pin is used, it should be held low for >200us




The figure below shows a circuit that includes a supervisor IC. This circuit meets the sequence requirement to keep CHARGER_PRSNT# low until VDD_IN is on plus the delay mentioned above (>300ms). The circuit works across the full range of VDD_IN (5.5V to 19.6V).



Discrete Circuit

The figure below shows a circuit using only discrete components. This circuit also meets the sequence requirement to keep CHARGER_PRSNT# low until VDD_IN is on plus the delay mentioned above (>300ms). The circuit assumes the VDD_IN ramp time from 0V-5.5V is > 7 V/S. In order to meet the full supported range for VDD_IN (5.5V to 19.6V), the turn-on delay can be as long as 4sec. For a narrower VDD_IN range, the delay can be optimized (reduced).





5.0 GENERAL ROUTING GUIDELINES

Signal Name Conventions

The following conventions are used in describing the signals for Tegra:

- Signal names use a mnemonic to represent the function of the signal. For example, Secure Digital Interface #3 Command signal is represented as SDMMC3_CMD, written in bold to distinguish it from other text. All active low signals are identified by a # or an underscore followed by capital N (_N) after the signal name. For example, SYS_RESET_N indicates an active low signal. Active high signals do not have the underscore-N (_N) after the signal names. For example, SDMMCx_CMD indicates an active high signal. Differential signals are identified as a pair with the same names that end with _P & _N, just P & N or + & (for positive and negative, respectively). For example, USB1 DP and USB1 DN indicate a differential signal pair.
- I/O Type The signal I/O type is represented as a code to indicate the operational characteristics of the signal. The table below lists the I/O codes used in the signal description tables.

Table 9. Signal Type Codes

Code	Definition
Α	Analog
DIFF I/O	Bidirectional Differential Input/Output
DIFF IN	Differential Input
DIFF OUT	Differential Output
1/0	Bidirectional Input/Output
1	Input
0	Output
OD	Open Drain Output
I/OD	Bidirectional Input / Open Drain Output
Р	Power

Routing Guideline Format

The routing guidelines have the following format to specify how a signal should be routed. Refer to the applicable Tegra platform specific Design Guides for nominal impedance values for some sample board stack-ups.

- Breakout traces are traces routed from BGA ball either to a point beyond the ball array, or to another layer where full normal spacing guidelines can be met. Breakout trace delay limited to 500 mils unless otherwise specified.
- After breakout, signal should be routed according to specified impedance for differential, single-ended, or both (for example: HDMI). Trace spacing to other signals also specified.
- Follow max & min trace delays where specified. Trace delays are typically shown in mm or in terms of signal delay in pico-seconds (ps) or both.
 - For differential signals, trace spacing to other signals must be larger of specified x dielectric height or interpair spacing
 - Spacing to other signals/pairs cannot be smaller than spacing between complementary signals (intra-pair).
 - Total trace delay depends on signal velocity which is different between outer (microstrip) & inner (stripline) layers of a PCB.



Signal Routing Conventions

Throughout this document, the following signal routing conventions are used:

SE Impedance (/ Diff Impedance) at x Dielectric Height Spacing

 Single-ended (SE) impedance of trace (along with differential impedance for diff pairs) is achieved by spacing requirement. Spacing is multiple of dielectric height. Dielectric height is typically different for microstrip & stripline.
 Note: 1 mil = 1/1000th of an inch.

Note: Trace spacing requirement applies to SE traces or differential pairs to other SE traces or differential pairs. It does not apply to traces making up a differential pair. For this case, spacing/trace widths are chosen to meet differential impedance requirement.

General Routing Guidelines

Pay close attention when routing high speed interfaces, such as HDMI/DP, USB 3.0, PCIe or DSI/CSI. Each of these interfaces has strict routing rules for the trace impedance, width, spacing, total delay, and delay/flight time matching. The following guidelines provide an overview of the routing guidelines and notations used in this document.

Controlled Impedance

Each interface has different trace impedance requirements & spacing to other traces. It is up to designer to calculate trace width & spacing required to achieve specified single-ended (SE) & differential (Diff) impedances. Unless otherwise noted, trace impedance values are ±15%.

Max Trace Lengths/Delays


Trace lengths/delays should include the carrier board PCB routing (where the Jetson TX1 mating connector resides) and any additional routing on a Flex/ secondary PCB segment connected to main PCB. The max length/delay should be from Jetson TX1 to the actual connector (i.e. USB, HDMI, SD Card, etc.) or device (i.e. onboard USB device, Display driver IC, camera imager IC, etc.)

Trace Delay/Flight Time Matching

Signal flight time is the time it takes for a signal to propagate from one end (driver) to other end (receiver). One way to get same flight time for signal within signal group is to match trace lengths within specified delay in the signal group.

- Total trace delay = Carrier PCB trace delay only. Do not exceed maximum trace delay specified.
- For six layers or more, it is recommended to match trace delays based on flight time of signals. For example, outer-layer signal velocity could be 150psi (ps/inch) & inner-layer 180psi. If one signal is routed 10 inches on outer layer & second signal is routed 10 inches in inner layer, difference in flight time between two signals will be 300ps! That is a big difference if required matching is 15ps (trace delay matching). To fix this, inner trace needs to be 1.7 inches shorter or outer trace needs to be 2 inches longer.
- In this design guide, terms such as intra-pair & inter-pair are used when describing differential pair delays.
 Intra-pair refers to matching traces within differential pair (for example, true to complement trace matching).
 Inter-pair matching refers to matching differential pairs average delays to other differential pair average delays.

General PCB Routing Guidelines



Note: The requirements detailed in the Interface Signal Routing Requirements tables must be met for all interfaces implemented or proper operation cannot be guaranteed.



6.0 USB, PCIE & SATA

Jetson TX1 allows multiple USB 3.0 & PCIe interfaces, and a single SATA interface to be brought out on the module. In some cases, these interfaces are multiplexed on some of the module pins. The tables below show several ways to bring out as many of the USB 3.0 or PCIe interfaces as possible to meet different design requirements. The first table covers many of the combinations possible on designs built around the Jetson TX1 only. The second table covers the combinations possible for both Jetson TX1 and future pin compatible modules.

Table 10. Jetson TX1 USB 3.0, PCle & SATA Lane Mapping Configurations

		Jetson TX1 Pin	Names	PEX1	PEX_RFU	PEX2	USB_SS1	PEX0	USB_SS0	na	SATA
		Tegra X	1 Lanes	Lane 0	Lane 1	Lane 2	Lane 3	Lane 4	Lane 5	Lane 6	SATA
	Avail. Out	puts from Jets	on TX1								
Configs	USB 3.0	PCle	SATA								
1(Carrier)	1	1x1 + 1x4	1	PCIe#1_0	PCIe#0_3	PCIe#0_2	PCle#0_1	PCIe#0_0	USB_SS#1	USB_SS#0	SATA
2	2	1x1 + 1x4	0	PCIe#1_0	PCIe#0_3	PCIe#0_2	PCle#0_1	PCIe#0_0	USB_SS#1	On-Jetson TX1	USB_SS#3
3	2	1x4	1	USB_SS#2	PCIe#0_3	PCIe#0_2	PCle#0_1	PCIe#0_0	USB_SS#1		SATA
4	2	2x1	1	PCIe#1_0			USB_SS#2	PCIe#0_0	USB_SS#1	For Gigabit	SATA
5	3	2x1	0	PCle#1_0			USB_SS#2	PCIe#0_0	USB_SS#1	Ethernet	USB_SS#3

Table 11. Forward Compatible USB 3.0, PCle & SATA Lane Mapping Configurations


		Module Pin	Names	PEX1	PEX_RFU	PEX2	USB_SS1	PEX0	USB_SS0	SATA
	Avail. O	utputs from M	odule							
Configs	USB 3.0	PCle	SATA							
6	0	1x1 + 1x4	1	PCIe#1_0	PCIe#0_3	PCIe#0_2	PCle#0_1	PCIe#0_0		SATA
7	1	1x4	1	USB_SS#2	PCIe#0_3	PCIe#0_2	PCle#0_1	PCIe#0_0		SATA
8	1	1x1, 1x2	1	PCIe#1_0			PCle#0_1	PCIe#0_0	USB_SS#1	SATA
9	2	1x2	1	USB_SS#2			PCIe#0_1	PCIe#0_0	USB_SS#1	SATA
10	2	2x1	1	PCIe#1_0			USB_SS#2	PCIe#0_0	USB_SS#1	SATA

Note: 1. The Jetson TX1 Module has been designed to enable use cases listed in the table above. However, released Software does not support all configurations, nor has every configuration been validated.

- Configuration 1 in Table 10 or 6 & 8 in Table 11 represent supported and validated Jetson TX1 Developer Kit
 configurations. That configuration is supported by the released Software, and the PCIe, USB 3.0, and SATA
 interfaces have been verified on the carrier board.
- o The USB 3.0 controller #2 interface can optionally be brought out on the PEX1 or USB_SS1 pins, and has been verified on the module. However, that configuration may not be supported/tested with the released Software.
- o The USB 3.0 controller #3 on the SATA pins has been verified at the chip level, but not on the module, and is not supported with the released Software.
- 2. The cell colors highlight the different PCIe and USB 3.0 controllers. Light and Medium green are used for PCIe controllers #0 and #1. Four shades of blue are used for USB 3.0 controllers #[0:3]. SATA is highlighted in orange.
- 3. Any x4 configuration can be used as a single x2 using only lanes 0 & 1 or a single x1 using only lane 0. Any x2 configuration can be used as a single x1 using only lane 0.
- 4. In order to ease routing, the order of lanes for PCle #0 can either be as shown above, or the reverse (I.e., PCIE#0_3 on lane 4, PCIE#0_2 on lane 3, etc.).



Figure 8 USB Connection Example



Note:

- 1. AC capacitors should be located close to either the USB connector, or the Jetson TX1 pins.
- 2. Common mode filters on USB 2.0 & 3.0 interfaces are optional. If placed, they must be selected to meet USB spec. requirements. For USB 3.0, see the "USB 3.0 Common Mode Choke Requirements" table near the end of this section.
- 3. For USB 3.0 IF shown above (USB_SSO_TX/RX), AC caps are required on the TX lines. If routed directly to a peripheral, AC caps are needed on the peripheral TX lines as well. The AC caps are recommended to be located near the Jetson TX1 connector pins, although locating the caps near the peripheral RX pins is acceptable.
- 4. USB0 must be available to use as USB Device for USB Recovery Mode.
- 5. Connector used must be USB-IF certified if USB 3.0 implemented.
- 6. Unused PCIe RX signals should be tied to GND

USB 2.0 Design Guidelines

These requirements apply to the USB 2.0 controller PHY interfaces: USB[2:0]_D-/D+

Table 12. USB 2.0 Interface Signal Routing Requirements

Parameter		Requirement	Units	Notes
Max Frequency (High Speed)	Bit Rate/UI period/Frequency	480/2.083/240	Mbps/ns/MHz	
Max Loading	High Speed / Full Speed / Low Speed	10 / 150 / 600	pF	
Reference plane		GND		
Trace Impedance	Diff pair / Single Ended	90 / 50	Ω	±15%
Via proximity (Signal to referen	ce)	< 3.8 (24)	mm (ps)	See Note 1
Max Trace Delay	Microstrip / Stripline	6 (960)	In (ps)	
Max Intra-Pair Skew between U	JSBx D+ & USBx D-	7.5	ps	

Note: 1. Up to 4 signal Vias can share a single **GND** return Via.

2. Adjustments to the USB drive strength, slew rate, termination value settings should not be necessary, but if any are made, they MUST be done as an offset to default values instead of overwriting those values.

USB 3.0 Design Guidelines




The requirements following apply to the USB 3.0 controller PHY interfaces

Table 13. USB 3.0 Interface Signal Routing Requirements

Parameter	Requirement	Units	Notes
Specification			
Data Rate / UI period	5.0 / 200	Gbps / ps	
Max Number of Loads	1	load	
Termination	90 differential	Ω	On-die termination at TX & RX
Reference plane	GND		
Trace Impedance			
Trace Impedance Diff pair / Single Ended	85 / 45-55	Ω	±15%
Trace Spacing			
Pair-Pair (inter-pair) Microstrip / Stripline	4x / 3x	dielectric	
To plane & capacitor pad Microstrip / Stripline	4x / 3x		
To unrelated high-speed signals Microstrip / Stripline	4x / 3x		
Trace Length/Skew			
Breakout Region Max trace delay	41.9	ps	
Trace width/spacing	Minimum		4x or wider dielectric height spacing is preferred
Max Trace Length	76.2 (480)	mm (ps)	Max length assumes USB3 Tx voltage swing set at 0.8V
			MIN, length can increase if Tx swing is increased.
Max PCB Via distance from pin	6.29 (41.9)	mm (ps)	
Max Within Pair (Intra-Pair) Skew	0.15 (0.5)	mm (ps)	
Intra-pair matching between subsequent discontinuities	0.15 (0.5)	mm (ps)	Do trace length matching before hitting discontinuities
Differential pair uncoupled length	6.29 (41.9)	mm (ps)	
AC Cap			
Value	0.1	uF	Smallest size preferred (i.e. 0201). See note under USB
			Connection Diagrams for details on when AC capacitors are
		<u> </u>	required
Location (max distance to adjacent discontinuities)	8 (53.22)	mm (ps)	The AC cap location should be located as close as possible
Ar.			to nearby discontinuities
Via	0.4		least in the results and in the selection of the selectio
Max Via Stub Length	0.4	mm	long via stub requires review (IL & resonance dip check)
Voiding			Vaiding the plane discretive adopt the good 2.4 will large
AC cap pad voiding			Voiding the plane directly under the pad 3-4 mils larger than the pad size is recommended
Connector voiding			Voiding the ground below the footprint of signal lanes. 5.7mils larger than the print is suggested.
ESD			
Preferred device			Type: SEMTECH RClamp0524p. Optional. Place ESD component near connector
Max Junction capacitance (IO to GND)	0.8	pF	·
Location (Max distance to Connector)	8 (53)	mm (ps)	
Layout recommendations	, ,	,,,	
			Gnd IN PM OUT PM OUT PM OUT NM OUT NM
Common-mode Choke			
Preferred device		+	Type: TDK ACM2012D-900-2P. Only if needed. Place
referred device			near connector. Refer to Common Mode Choke Requirement section.
Location - Max distance from to adjacent discontinuities	8 (53)	mm (ps)	TDK ACM2012D-900-2P
– ex, connector, AC cap)	3 (33)	(63)	





Common USB Routing Guidelines

Guideline
If routing to USB device or USB connector includes a flex or 2 nd PCB, the total routing including all PCBs/flexes must be used for the max trace & skew
calculations.
Keep critical USB related traces away from other signal traces or unrelated power traces/areas or power supply components

Table 14. Tegra USB 2.0 Signal Connections

Jetson TX1 Ball	Type	Termination	Description
Name			
USB[2:0]_D+	DIFF	90Ω common-mode chokes close to	USB Differential Data Pair: Connect to USB connector, Mini-Card
USB[2:0]_D-	1/0	connector. ESD Protection between choke	Socket, Hub or other device on the PCB.
		& connector on each line to GND	

Table 15. Miscellaneous USB 2.0 Signal Connections

Jetson TX1 Pin	Type	Termination	Description
Name			
USB0_VBUS_DET	А	$100 k \Omega$ resistor to GND. See reference design for VBUS power filtering.	USBO VBus Detect: Connect to VBUS pin of USB connector receiving USBO_+/- interface. Also connects to VBUS power supply if host mode supported.
USB0_OTG_ID	Α		USB Identification: Connect to ID pin of USB OTG connector receiving USBO_P/M interface.

Table 16. Tegra USB 3.0 Signal Connections

Jetson TX1 Pin Name	2	Type	Termination	Description
USB_SSO_TX+/-	(USB 3.0 Ctrl #1)	DIFF	Series 0.1uF caps. Common-	USB 3.0 Differential Transmit Data Pairs: Connect to USB 3.0
PEX1_TX+/-	(USB 3.0 Ctrl #2)	Out	mode chokes & ESD Protection	connectors, Hubs or other devices on the PCB.
USB SS1 TX+/-	(USB 3.0 Ctrl #2)		near connector if these are	



SATA_TX+/-	(USB 3.0 Ctrl #3)		used.	
USB_SSO_RX+/-	(USB 3.0 Ctrl #1)	DIFF	If routed directly to a peripheral	USB 3.0 Differential Receive Data Pairs: Connect to USB 3.0
PEX1_RX+/-	(USB 3.0 Ctrl #2)	In	on the board, AC caps are	connectors, Hubs or other devices on the PCB.
USB_SS1_RX+/-	(USB 3.0 Ctrl #2)		needed for the peripheral TX	
SATA_RX+/-	(USB 3.0 Ctrl #3)		lines. Common-mode chokes &	
			ESD Protection near connector	
			if these are used.	

6.2 Gigabit Ethernet

The Jetson TX1 integrates a Realtek RTL8153Al-VB-CG Gigabit Ethernet controller. The magnetics & RJ45 connector would be implemented on the Carrier board. Contact Realtek for guidelines for the Carrier board placement/routing.

Figure 9. Jetson TX1 Ethernet Connections





Figure 10. Gigabit Ethernet Magnetics & RJ45 Connections



Note: The connections above match those used on the Jetson TX1 carrier board and are shown for reference.

Table 17. Ethernet MDI Interface Signal Routing Requirements

Parameter		Requirement	Units	Notes
Reference plane		GND		
Trace Impedance	Diff pair / Single End	100 / 50	Ω	±15%. Differential impedance target is 100 Ω . 90 Ω can be used if 100 Ω is not achievable
Min Trace Spacing (Pair-P	air)	0.763	mm	



Max Trace Length	120 (755)	mm (ps)	This includes routing on Jetson TX1 & carrier board. The routing on Jetson TX1 is <10mm on any trace. The signals go through the main 400-pin board-board connector, so the max length should be kept as short as possible.
Max Within Pair (Intra-Pair) Skew	0.15 (1)	mm (ps)	
Number of Vias	minimum		Ideally there should be no vias, but if required for breakout to Ethernet controller or magnetics, keep very close to either device.

Table 18. Ethernet Signal Connections

Jetson TX1 Pin Name	Туре	Termination	Description
GBE_MDI[3:0]+/-	DIFF	ESD device to GND per signal	Gigabit Ethernet MDI IF Pairs: Connect to Magnetics +/- pins
	1/0		
GBE_LINK_ACT	0	681Ω series resistor & 0.1uF capacitor to GND	Gigabit Ethernet ACT: Connect to ACK LED on connector.
GBE_LINK100	0	681Ω series resistor & 0.1uF capacitor to GND	Gigabit Ethernet Link 100: Connect to Link 100 LED on conn.
GBE_LINK1000	0	681Ω series resistor & 0.1uF capacitor to GND	Gigabit Ethernet Link 1000: Connect to Link 1000 LED on conn.
GBE_CTREF	na		Not used



Tegra contains a PEX (PCIe) controller that supports up to 5 lanes, and 2 separate interfaces. This narrow, high-speed interface can be used to connect to a variety of high bandwidth devices.

Figure 11. Example Connections for a PCle x1 Interface & a PCle x4 Interface






Table 19. PCIE Interface Signal Routing Requirements

Parameter	Requirement	Units	Notes		
Specification					
Data Rate / UI Period	5.0 / 200	Gbps / ps	2.5GHz, half-rate architecture		
Configuration / Device Organization	1	Load	,		
Topology	Point-point		Unidirectional, differential		
Termination	50	Ω	To GND Single Ended for P & N		
Impedance	•	•	-		
Trace Impedance differential / Single Ended	85 / 50	Ω	±15%. See note 1		
Reference plane	GND				
Spacing	•	•			
Trace Spacing (Stripline/Microstrip) Pair – Pair	3x / 4x	Dielectric			
To plane & capacitor pad	3x / 4x				
To unrelated high-speed signals	3x / 4x				
Length/Skew					
Breakout region (Max Length)	41.9	ps	Minimum width and spacing. 4x or wider dielectric height spacing is preferred		
May trace length	5.5 (880)	in (nc)	dielectric rieight spacing is preferred		
Max trace length Max PCB via distance from the BGA	41.9	in (ps)	Max distance from BGA ball to first PCB via.		
PCB within pair (intra-pair) skew	0.15 (0.5)	mm (ps)	Do trace length matching before hitting		
			discontinuities		
Within pair (intra-pair) matching between subsequent discontinuities	0.15 (0.5)	mm (ps)			
Differential pair uncoupled length	41.9	ps			
Via		'			
Via placement	Place GND vias as sym less than 1x the diff pa	• •	data pair vias. GND via distance should be placed		
Max # of Vias PTH Vias		2 for TX traces & 2 for RX trace			
Micro-Vias	No requirement				
Max Via stub length	0.4	mm	Longer via stubs would require review		
Routing signals over antipads	Not allowed		· · · ·		
AC Cap	•				
Value Min/Max	0.075 / 0.2	uF	Only required for TX pair when routed to connector		
Location (max length to adjacent discontinuity)	8	mm	Discontinuity such as edge finger, component pad		
Voiding	Voiding the plane dire mils larger than the pa recommended.				
Serpentine					
Min spacing between each turn Microstrip	4x	diff pair pitch			
Stripline	3x				
Min bend angle	135	deg (a)			
Dimension Min A Spacing Min B, C Length Min Jog Width	4x 1.5x 3x	Trace width	S1 must be taken care in order to consider Xtalk to adjacent pair		
MIsc.		•			
Routing signals over antipads	Not allowed				
Routing over voids		oaches Vias, the maxima	I trace length across the void on the plane is 50mil.		
Connector	''		· ·		
Voiding	Voiding the plane dire mils larger than the pa recommended.				
eep critical PCIe traces such as PEX_TX/RX, TERMP etc. away from other signal traces or unrelated power traces/areas or power supply components					



Table 20. PCIE Signal Connections


Jetson TX1 Pin Name	Туре	Termination	Description			
PCIe Controller #0 (x4)						
PEX_RFU_TX+/- (Lane 3) PEX2_TX+/- (Lane 2) USB_SS1_TX+/- (Lane 1) PEX0_TX+/- (Lane 0)	DIFF OUT	Series 0.1uF Capacitor	Differential Transmit Data Pairs: Connect to TX_P/N pins of PCIe connector or RX_P/N pin of PCIe device through AC cap according to supported configuration.			
PEX_RFU_RX+/- (Lane 3) PEX2_RX+/- (Lane 2) USB_SS1_RX+/- (Lane 1) PEX0_RX_+/- (Lane 0)	DIFF IN	Series 0.1uF capacitors near Jetson TX1 pins or device if device on main PCB.	Differential Receive Data Pairs: Connect to RX_P/N pins of PCIe connector or TX_P/N pin of PCIe device through AC cap according to supported configuration.			
PEXO_REFCLK+/-	DIFF OUT		Differential Reference Clock Output: Connect to REFCLK_P/N pins of PCIe device/connector			
PEX0_CLKREQ#	1/0	47KΩ pull-up to VDD_3V3_SYS on each line	PEX Clock Request for PEX0_REFCLK: Connect to CLKREQ pins on device/connector(s)			
PEXO_RST#	0	(exists on Jetson TX1)	PEX Reset: Connect to PERST pins on device/connector(s)			
PCIe Controller #1 (x1)	PCIe Controller #1 (x1)					
PEX1_TX+/-	DIFF OUT	Series 0.1uF Capacitor	Differential Transmit Data Pairs: Connect to TX+/- pins of PCIe connector or RX_+/- pin of PCIe device through AC cap according to supported configuration.			
PEX1_RX+/-	DIFF IN	Series 0.1uF capacitors near Jetson TX1 pins or device if device on main PCB.	Differential Receive Data Pairs: Connect to RX_+/- pins of PCIe connector or TX_+/- pin of PCIe device through AC cap according to supported configuration.			
PEX1_REFCLK+/-	DIFF OUT		Differential Reference Clock Output: Connect to REFCLK_+/ – pins of PCIe device/connector			
PEX1_CLKREQ#	1/0	47KΩ pull-up to VDD_3V3_SYS on each line	PEX Clock Request for PEX1_REFCLK: Connect to CLKREQ pins on device/connector(s)			
PEX1_RST#	0	(exists on Jetson TX1)	PEX Reset: Connect to PERST pins on device/connector(s)			
Common						
PEX_WAKE#	I	47KΩ pull-up to VDD_3V3_SYS (exists on Jetson TX1)	PEX Wake: Connect to WAKE pins on device or connector			

Note: Check "Supported USB 3.0, PEX & SATA Interface Mappings" tables earlier in this section for PCIE IF mapping options.



A Gen 2 SATA controller is implemented on Tegra. The interface is brought to the Jetson TX1 edge connector as shown in the figure below.

Figure 12. Example Connections for SATA Connector



SATA Design Guidelines

Note: For proper operation, the requirements below must be met in full, and the programming of the UPHY pads (used for SATA) should match the Nvidia software default settings.

Table 21. SATA Signal Routing Requirements

Parameter		Requirement	Units	Notes
Specification				•
Max Frequency	3.0 / 333.3	Gbps / ps	1.5GHz	
Topology		Point to point		Unidirectional, differential
Configuration / Device Organization		1	load	
Max Load (per pin)		0.5	pf	
Termination		100	Ω	On die termination
Impedance				
Reference plane		GND		
Trace Impedance Differ	rential Pair / Single Ended	95 / 45-55	Ω	±15%
Spacing				
Trace Spacing				
Pair-to-pair (inter-pair)	Stripline / Microstrip	3x / 4x	Dielectric	
To plane & capacitor pad	Stripline / Microstrip	3x / 4x		
To unrelated high-speed signals	Stripline / Microstrip	3x / 4x		
Length/Skew				
Breakout region	Max Length	41.9	ps	4x or wider dielectric height spacing is
	Spacing	Min width/spacing		preferred
Max Trace Length/Delay		76.2 (480)	Mm (ps)	
Max PCB Via distance from pin		6.29 (41.9)	mm (ps)	
Max Within Pair (Intra-Pair) Skew		0.15 (0.5)	mm (ps)	
Intra-pair matching between subseque	0.15 (0.5)	mm (ps)	Do trace length matching before hitting	
			discontinuities	
Differential pair uncoupled length	6.29 (41.9)	mm (ps)		
AC Cap				
AC Cap Value	typical (max)	0.01 (0.012)	uF	



Parameter	Requirement	Units	Notes	
AC Cap Location (max distance from adjacent discontinuities)	8 (53.22)	mm (ps)	The AC cap location she close as possible to nea discontinuities.	
Via	•	1	•	
GND Via Placement			ossible to data pair vias than 1x the diff pair via pi	tch
Max # of vias	3	·	If all are through-hole	
Via stub length	< 0.4	mm		
Voiding				
AC cap pad voiding	Voiding the plane dire recommended	ectly under the pa	d 3-4 mils larger than the	pad size is
Connector voiding (Required)	The size of voiding car pad	n be same as the s	size of pin	
ESD				
ESD protection device (Optional) Max distance from ESD Device to Connector Recommended ESD layout	A design may include capacitance in ESD ma an ESD component wi	the footprints for ay cause effect on th low capacitanc	ESD as a stuffing option. signal integrity, so it's im the and whose package des Rclamp0524p has been w	The junction portant to choose ign is optimized
	RClamp0524	4P a	IN_N¶ OUT_N¶	
Choke	T			
Common mode choke	* *	•	needed. Place near connec	ctor. Refer to
	Common Mode Choke		ction.	
Max distance from common mode choke to adjacent	8 (53)	mm (ps)		
discontinuities (ex, connector, AC cap)	1			
Serpentine Min spacing between each turn Microstrip	4x	diff pair	S1 must be taken	
Stripline	3x	pitch	care in order to	
Min bend angle	135	deg (a)	consider Xtalk to	CC
Dimension Min A Spacing	4x	Trace width	adjacent pair	Oa L
Min A Spacing Min B, C Length	1.5x		,	B
Min Jog Width	3x			

Table 22. SATA Signal Connections

Jetson TX1 Pin Name	Туре	Termination	Description
SATA_TX+/-	DIFF OUT	Series 0.01uF Capacitor	Differential Transmit Data Pair: Connect to SATA+/- pins of SATA
			device/connector through termination (capacitor)
SATA_RX+/-	DIFF IN	Series 0.01uF Capacitor near	Differential Receive Data Pair: Connect to SATA+/- pins of SATA
		connector or near device if device	device/connector through termination (capacitor)
		on main PCB	




7.0 DISPLAY

Tegra X1 Embedded designs can select from several display options including MIPI DSI & eDP for embedded displays, and HDMI or DP for external displays.

7.1 MIPI DSI

Tegra supports eight total MIPI DSI data lanes and two clock lanes, allowing up to two 4-lane interfaces. These can be used for two separate displays, or together for a single display (clock lane per 4 data lanes still applies for the single display case. Each data channel has peak bandwidth up to 1.5Gbps.

Figure 13: DSI 2 x 4-Lane Connection Example



Note: If EMI/ESD devices are necessary, they must be tuned to minimize impact to signal quality, which must meet the DSI spec. requirements for the frequencies supported by the design.

MIPI DSI / CSI Design Guidelines

Table 23. MIPI DSI & CSI Interface Signal Routing Requirements

Parameter		Requirement	Units	Notes
Max Frequency/Data Rate (per data lane)		750 / 1500	MHz/Mbps	
Number of Loads		1	load	
Reference plane		GND		
Trace Impedance	Diff pair / Single Ended	90-100 / 45-50	Ω	±10%
Via proximity (Signal to reference)		< 0.65 (3.8)	mm (ps)	
Intra-pair Trace Spacing		0.15mm	mm	Can be adjusted to meet Differential Impedance. Loosely Coupled Diff. Pair recommended by Spec.
Inter-pair Trace Spacing	Microstrip / Stripline	4x / 3x	dielectric	
Max PCB Breakout lengt	h	5	mm	
Max Trace Length/Delay		186 (1100)	mm (ps)	
Max Intra-pair Skew		1	ps	



Parameter	Requirement	Units	Notes	
Max Trace Delay Skew between DQ & CLK	5	ps	DQ includes all the data lines associated with a single	
			clock. This may be 2 differential data lanes for a x2	
			interface, or 4 differential data lanes for a x4	
			interface.	
Keep critical traces away from other signal traces or unrelated power traces/areas or power supply components				

MIPI DSI / CSI Connection Guidelines


Table 24. MIPI DSI Signal Connections

Jetson TX1 Pin	Туре	Termination	Description
Name			
DSIO_CK+/-	DIFF OUT		DSI 0 Differential Clock: Connect to CLKn & CLKp pins of the primary DSI display
DSI0_D[1:0]+/-	DIFF OUT		DSI 0 Differential Data Lanes 1:0: Connect to lower 2 lanes of the primary DSI
			display.
DSI1_D[1:0]+/-	DIFF OUT		DSI 1 Differential Data Lanes 1:0: Connect to upper two lanes of the primary 4
			lane DSI display.
DSI2_CK+/-	DIFF OUT		DSI 2 Differential Clock: Connect to CLKn & CLKp pins of either the primary DSI
			display if it supports a 2 x4 lane interface, or a secondary DSI display
DSI2_D[1:0]+/-	DIFF OUT		DSI 2 Differential Data Lanes 1:0: Connect to lower 2 lanes of a secondary DSI
			display or lower 2 lanes of the upper 4 lanes of the primary DSI display
			supporting a 2 x4 lane interface.
DSI3_D[1:0]+/-	DIFF OUT		DSI 3 Differential Data Lanes 1:0: Connect to upper 2 lanes of a secondary DSI
			display or upper 2 lanes of upper 4 lanes of the primary DSI display supporting a
			2 x4 lane interface.
LCD_RST	0		LCD Reset Input: Connect to LCD reset pin if supported
LCD_TE	I		LCD Tearing Effect: Connect to LCD Tearing Effect pin if supported
LCD_BL_EN	0		LCD Backlight Enable: Connect to LCD backlight solution enable if supported
LCD0_BKLT_PWM	0		LCD Backlight Pulse Width Modulation: Connect to LCD backlight solution PWM
			input if supported

7.2 eDP

Tegra supports an eDP interface. See the Tegra X1 Series Data Sheet for the maximum resolution supported. The eDP interface can also be used for DP – see the DP section for connections.

Figure 14: eDP Connection Example



Note: - HPD only applicable if interface used for DP instead of eDP. See DP section for additional DP_AUX connection details.

- If eDP interface used for DP, note that HDCP is not supported.



Figure 15: eDP (Differential Main Link) Topology




Table 25. eDP Main Link Signal Routing Requirements (Including DP_AUX)

Parameter		Requirement	Units	Notes
Max Data Rate (per data lane)		5.4	Gbps	
Min UI		185	ps	
Number of Loads		1	load	
Topology				Point-Point, Differential, Unidirectional
Termination		100	Ω	On die at TX/RX
Reference plane		GND		·
Trace Impedance Diffe	rential pair	100	Ω (±10%)	- 100Ω by spec. $95\Omega/85\Omega$ are options for implementation
		95	,	- intrinsic Zdiff does not account for trace coupling
		85		- 95Ω is to account for DP-HDMI co-layout
Si	ngle Ended	45		,
				- 85Ω is to account for low-loss profile
Trace loss characteristic:		< 0.8	dB/in @	The following max length is derived based on this
			2.7GHz	characteristic. The length constraint must be re-defined if the
				loss characteristic is changed
Max Total Delay (Jetson TX1 pin to connect	,			Stripline is preferred.
RBR/HBR	Stripline	, ,	mm (ps)	175ps/inch delay for stripline & 150ps/inch delay for
	Microstrip	215 (975)		microstrip used for delay calculations.
		(===)		
HBR2	Stripline	, ,		
Microstrip (w/5x dielectric heig	,	89 (525)		
Microstrip (w/7x dielectric heig		101.6 (600ps)		
Pair-to-pair spacing	Stripline	3x	dielectric	Stripline: 3x of the thinner of above and below
Microstrip (H				
	trip (HBR2)			
PCB main link to AUX Spacing	Stripline	3x	dielectric	Stripline: 3x of the thinner of above & below
	∕licrostrip	5x		
Max Intra-Pair (within pair) Skew		0.15 (1)	mm (ps)	Do not perform length matching within breakout region. Do
				trace length matching before hitting discontinuity (i.e.
				matching to <1ps before the vias or any discontinuity to
				minimize common mode conversion.) (.
Max Inter-Pair (pair to pair) Skew		150	ps	
GND transition Via		< 1x	diff pair	For signals switching reference layers, add symmetrical ground
			pitch	stitching Via near signal Vias. GND Via distance should be < 1X
				diff pair Via pitch
Max signal transition Vias	PTH vias			L
	micro) vias			If total channel loss meets IL spec
Max Via stub length		1	mm	
AC coupling cap		100	nF	Discrete 0402
Max Dist. from AC cap to conn.	RBR/HBR	No requirement		
	HBR2		in	
AC cap pad voiding	RBR/HBR	No voiding		HBR2: Voiding the plane directly under the pad 3-4 mils larger
	HBR2	required		than the pad size is recommended.



Table 26. Additional eDP Requirements/Recommendations

Parameter	Specification	Notes
Connector voiding RB	No voiding required	HBR2: Standard DP
	H Voiding required	Connector: Voiding
		requirement is stack-up
		dependent. For typical stack-
		ups, voiding on the layer
		under the connector pad is
		required to be 5.7mil larger
		than the connector pad.
Via Structure	Y-pattern is recommended. keep symmetry"	Xtalk suppression is
		the best by Y-
		pattern. Also it can
		reduce the limit of
		pair-pair distance.
GND via	- Place GND via as symmetrically as possible to the data pair vias	GND via is used to maintain return path, while its Xtalk suppression is limited
	- Up to 4 signal vias (2 diff pairs) can share a single GND return via"	Supple Cook to Minited
Serpentine	·	
Spacing between each turn	Microstrip >= 4x dielectric height	
	Stripline >= 3x dielectric height"	
Bend angle	No 90deg bends; >=135deg (a)	C A A
Dimension	A >= 4x trace width	- 0.1
	Length of B, C >= 1.5x trace width	R
	Jog > 3x trace width	
	S1 must be taken care in order to consider Xtalk to	>3w
	adjacent pair	s S1<2S
Keep critical eDP related traces inclu power supply components	ding differential clock/data traces & RSET trace away from o	other signal traces or unrelated power traces/areas or

Table 27. eDP Signal Connections

Jetson TX1 Pin	Type	Termination	Description
Name			
DP0_TX[3:0]+/-	0	Series 0.1uF capacitors on all lines	eDP/DP Differential CLK/Data Lanes: Connect to matching pins on display connector.
DP0_AUX+/-	I/OD	Series 0.1uF capacitors	eDP/DP: Auxiliary Channels: Connect to AUX_CH+/- on display connector.
DP0_HPD	ı		eDP/DP: Hot Plug Detect: Connect to HPD pin on display connector.

7.3 HDMI / DP


A standard DP 1.2a or HDMI V2.0 interface is supported. These share the same set of interface pins, so either Display Port or HDMI can be supported natively. Dual-Mode DisplayPort(DP++) can be supported, in which the DisplayPort connector logically outputs TMDS signaling to a DP-to-HDMI dongle.

Table 28. DP/HDMI Pin Mapping

Jetson TX1 Pin Name	Pin #s	HDMI	DP
DP1_TX0+	E39	TX2+	TX0+
DP1_TX0-	E38	TX2-	TX0-
DP1_TX1+	C38	TX1+	TX1+
DP1_TX1-	C37	TX1-	TX1-
DP1_TX2+	D37	TX0+	TX2+
DP1_TX2-	D36	TXO-	TX2-
DP1_TX3+	E36	TXC+	TX3+
DP1 TX3-	E35	TXC -	TX3-




Figure 16: HDMI Connection Example



Note: 1. Level shifters required on DDC/HPD. Tegra pads are not 5V tolerant & cannot directly meet HDMI V_{IL}/V_{IH} requirements.

- 2. HPD level shifter can be non-inverting or inverting.
- 3. If EMI/ESD devices are necessary, they must be suitable for the frequencies supported by the design.

Figure 17: HDMI Clk/Data Topology



Note: 6Ω , 1% R_S series resistor should be included if differential trace impedance can only hit 95 Ω instead of 100 Ω target.

Table 29. HDMI Interface Signal Routing Requirements

Parameter		Requirement	Units	Notes
Max Frequency / UI		5.94 / 168	Gbps / ps	Per lane – not total link bandwidth
Topology		Point to point		Unidirectional, Differential
Termination	At Receiver	100	Ω	Differential To 3.3V at receiver
	On-board	500		To GND near connector
Reference plane		GND		
Trace Impedance	Differential pair	100	Ω	±15%. Differential impedance target is 100Ω . If only 95Ω is
	Single Ended	45		achievable, see "Additional HDMI Guidelines" table for RS



Parameter	Requirement	Units	Notes
			usage guidelines.
trace loss characteristic:	< 0.8	dB/in @	the following max length is derived based on this
		3GHz	characteristic. The length constraint must be re-defined if
	< 0.4	dB/in@	the loss characteristic is changed
		1.5GHz"	
Max Total Delay (L1+L2+L4+L5+L6 – d HDMI 2.0/1.4b)			Stripline is preferred.
Stripline	63.5 (1137.5)	mm/in (ps)	175ps/inch delay for stripline & 150ps/inch delay for
Microstrip (w/5x dielectric height spacing)	50.8 (750)		microstrip used for delay calculations.
Microstrip (w/7x dielectric height spacing)	63.5 (900ps)		
Pair-to-pair spacing Stripline		dielectric	
Microstrip (before 1.4b)			
Microstrip (1.4b & 2.0)	5x to 7x		
Max Intra-Pair (within pair) Skew	0.15 (1)	mm (ps)	Do not perform length matching within breakout region.
			Do trace length matching before hitting discontinuity (i.e.
			matching to <1ps before the vias or any discontinuity to
			minimize common mode conversion.) (.
Max Inter-Pair (pair to pair) Skew	150	ps	
GND transition Via	< 1x	diff pair pitch	For signals switching reference layers, add symmetrical
			ground stitching Via near signal Vias. GND Via distance
			should be < 1X diff pair Via pitch
Max signal transition Vias PTH vias			
HDI (micro) vias	Not limited		If total channel loss meets IL spec
Max Via stub length	0.4	mm	
Max distance from R _{PD} to HDMI connector (L4+L5+L6)	12.7	mm	
Max distance from R _{PD} to main trace (L3)	1	mm	
Max distance from AC _{CAP} to R _{PD} stubbing point (L2)	0	mm	

Table 30. Additional HDMI Guidelines

Parameter	Specification	Notes
Via Structure	Y-pattern is recommended. keep symmetry"	Xtalk suppression is the best by Y-pattern. Also it can
		reduce the limit of pair-pair distance.
	The impedance dip $\geq 97\Omega$ @200ps $\geq 92\Omega$ @35ps Recommended via dimension for impedance control: - drill/pad = 200um/400um - antipad > 840um - via pitch >= 880um"	
Layout Example	Main-Cac via with short stub PTH via to connect FET (and optional choke) on opposite side	(X) Test point with long via stub is strongly forbidden. Use pad instead of via!
AC Cap		·
Value	0.1uf	
Location	Must be placed before pull-down resistor	Distance between the AC cap and the HDMI connector basically is not restricted.
Placement layer For Standard PCB w/PTH via	Place AC cap on bottom if main route above core Place AC cap on top if main route below core No restriction	,
Void	GND (or PWR) void under/above cap is preferred	
R _{PD} (Pull-down resistor), Choke & FET	, , , , , , , , , , , , , , , , , , ,	
Value	499Ω, 1%	
Location	- Must be placed after AC cap	



Parameter	Specification	Notes
	- Distance to the main trace, L3 <= 1mm	
	- Distance to the HDMI connector : < 0.5"""	
Placement layer	- On same layer as AC cap	
	- FET & optional choke can be placed on the	
	opposite layer thru a PTH via	
Choke (between R _{PD} & FET)	- Can be choke or trace	
	- Choke: >600 Ω @100MHz or	
	1uH at DC~100MHz	
	- Trace: max Rdc <= 20mW"	
Void	GND (or PWR) void under/above the cap is preferred	
CMC (Common-Mode Choke)	Stuffing option. Not recommended to be installed unless	
common-mode impedance @ 100MHz	min = 65 Ω; $max = 90 Ω$	10000
R _{DC}	≤0.3Ω	1000
Differential TDR Impedance	90Ω ±15% @ Tr=200ps (10%-90%)	Common mode
Sdd21 @ 2.5GHz	< 2.22dB	Common mode
Scc21 @ 2.5GHz	> 19.2dB	10 Differential mode
Location	Within 8mm of any adjacent discontinuity (i.e.	
	connector, via, or other added-on components)	1 10 100 1000 10000 Frequency(MHz)
ESD		, and a second control of
Max junction capacitance (IO to GND)	0.35pF	e.g. ON-Semiconductor ESD8040
Footprint	The pad should be on the main trace instead of	IN_P OUT_P
·	having a trace stub	IN_N OUT_N
		Gnd
Location	After R _{PD} & CMC, but before R _S	
Void	GND (or PWR) void under/above the device is preferred	
Rs		
Value	6Ω, ±10%	
Location	After all components – Just before HDMI connector	
Void	GND (or PWR) void under/above the device is preferred	
GND void under connector pins	Voiding the ground below the signal lanes	
	0.1448(5.7mil) larger than the pin itself	


Table 31. HDMI Signal Connections

Jetson TX1 Pin Name	Type	Termination (see note on ESD)	Description
DP1_TX3+/-	DIFF	0.1uF series ACCAP → 500 Ω RPD (controlled by FET)	HDMI Differential Clock: Connect to C-/C+ & pins on
	OUT	\rightarrow 6 Ω RS (if required) \rightarrow EMI/ESD (if required).	HDMI Connector
DP1_TX[2:0] +/-	DIFF		HDMI Differential Data: Connect to D[0:2]+/- pins (See
	OUT		DP/HDMI Pin Mapping table)
DP1_HPD	- 1	Tegra to Connector: $10k\Omega$ PU to $1.8V \rightarrow$ level shifter \rightarrow	HDMI Hot Plug Detect: Connect to HPD pin on HDMI
		100kΩ series resistor. 100kΩ to GND on connector side.	Connector
HDMI_CEC	I/OD	Gating circuitry, See connection figure or reference	HDMI Consumer Electronics Control: Connect to CEC
		schematics for details.	on HDMI Connector through circuitry.
DP1_AUX_CH+/-	I/OD	From Tegra to Connector: $10k\Omega$ PU to $3.3V \rightarrow$ level	HDMI: DDC Interface – Clock and Data: Connect
		shifter \rightarrow 1.8k Ω PU to 5V \rightarrow connector pin	DP1_AUX_CH+ to SCL & DP1_AUX_CH- to SDA on
			HDMI Connector
HDMI 5V Supply	Р	Adequate decoupling (0.1uF & 10uF recommended) on	HDMI 5V supply to connector: Connect to +5V on
		supply near connector.	HDMI Connector.

Note: Any ESD and/or EMI solutions must support targeted modes (frequencies).




Figure 18: DP Connection Example



Note: 1. Level shifter required on DP1_HPD to avoid the pin from being driven when Tegra is off. The level shifter must be non-inverting (preserve the polarity of the HPD signal from the display).

2. Any EMI/ESD included on the HDMI_DP pins must be suitable for the highest frequency modes supported (<1pf capacitive load recommended).

Figure 19: Optional Circuit for Dual-Mode (DP/HDMI) Support



DP Interface Signal Routing Requirements

See eDP Signal Routing Requirements.



Table 32. DP Signal Connections

Jetson TX1 Pin Name	Type	Termination (see note on ESD)	Description
DP[1:0]_TX[3:0]+/-	0	Series 0.1uF capacitors. EMI/ESD external (if required)	DP Differential Lanes: Connect to D[3:0]+/-
DP[1:0]_HDP	I	Non-inverting level-shifter \rightarrow 1k Ω series resistor \rightarrow	DP Interrupt (Hot Plug Detect): Connect to HPD pin on
		EMI/ESD (if required).	DP Connector w/termination described.
DP[1:0]_AUX_CH+/-	I/OD	From Tegra-Connector: 100KΩ PD on +/- near Tegra,	DP: Auxiliary Channels: Connect to AUX_CH+/- on DP
		series 0.1uF caps, then 100KΩ PD on AUX+ & 100KΩ PU	connector
		to 3.3V on AUX \rightarrow EMI/ESD (if required).	
DP 3.3V Supply	Р	Adequate decoupling (0.1uF & 10uF recommended) on	DP supply to connector: Connect 3.3V supply pin on DP
		supply near connector.	connector to VDD_3V3_SYS.

Note: Any ESD and/or EMI solutions must support targeted modes (frequencies).



8.0 MIPI CSI (VIDEO INPUT)

Tegra supports three MIPI CSI x4 bricks, allowing a variety of device types and combinations to be supported. Up to two quad lane stereo cameras or 6 dual lane camera streams are available. Each data channel has peak bandwidth of up to 1.5Gbps.


Table 33. CSI Configurations

Cameras	CSI_A	CSI_B	CSI_B	CSI_C	CSI_D	CSI_D	CSI_E	CSI_F	CSI_F
	CLK/Data[1:0]	CLK	Data[1:0]	CLK/Data[1:0]	CLK	Data[1:0]	CLK/Data[1:0]	CLK	Data[1:0]
2-Lanes Each									
1 of 6 Cameras	√								
2 of 6 Cameras		٧	٧						
3 of 6 Cameras				٧					
4 of 6 Cameras					٧	٧			
5 of 6 Cameras							√		
6 of 6 Cameras								٧	٧
4-Lanes Each									
1 of 3 Cameras	٧		٧						
2 of 3 Cameras				٧		٧			
3 of 3 Cameras							٧		٧

Note: - Each 2-lane options shown above can also be used for one single lane camera as well

- Combinations of 1, 2 & 4-lane cameras are supported, as long as any 4-lane cameras come from one of the configurations shown above


Figure 20: Camera CSI Connections



Note: Any EMI/ESD devices must be tuned to minimize impact to signal quality and meet the timing & Vil/Vih requirements at the receiver & maintain signal quality and meet requirements for the frequencies supported by the design.



Figure 21: Camera Control Connections



Note: 1. If Tegra is providing flash control (as shown above), GPIO5_CAM_FLASH_EN & GPIO4_CAM_STROBE must be used.

2. Any EMI/ESD devices must be tuned to minimize impact to signal quality and meet the timing & Vil/Vih requirements at the receiver & maintain signal quality and meet requirements for the frequencies supported by the design.

CSI Design Guidelines

CSI & DSI use the MIPI D-PHY for the physical interface. The routing & connection requirements are found in the DSI section.

Table 34. MIPI CSI Signal Connections

Jetson TX1 Pin	Туре	Termination	Description
Name			
CSI[5:0]_CLK+/-	I	See note	CSI Differential Clocks: Connect to clock pins of camera. See the CSI Configurations table for details
CSI[5:0]_D[1:0]+/-	1/0	See note	CSI Differential Data Lanes: Connect to data pins of camera. See the CSI Configurations table for details

Note: Depending on the mechanical design of the platform and camera modules, ESD protection may be necessary. In addition, EMI control may be needed. Both are shown in the Camera Connection Example diagram. Any EMI/ESD solution must be compatible with the frequency required by the design.

Table 35. Miscellaneous Camera Connections

Jetson TX1 Pin Name	Type	Termination	Description
I2C_CAM_CLK	0	1kΩ Pull-ups VDD_1V8 (on Jetson TX1).	Camera I2C Interface: Connect to I2C SCL & SDA pins of imager
I2C_CAM_DAT	1/0	See note related to EMI/ESD under MIPI	
		CSI Signal Connections table.	
CAM[1:0]_MCLK	0	120Ω Bead in series (on Jetson TX1) See	Camera Master Clocks: Connect to Camera reference clock
		note related to EMI/ESD under MIPI CSI	inputs.
		Signal Connections table.	
GPIO1_CAM1_PWR#	1/0		Camera Power Control signals (or GPIOs [1:0]): Connect to
GPIO0_CAM0_PWR#			power down pins on camera(s).
GPIO4_CAM_STROBE			Camera Strobe Enable (or GPIO 4): Connect to camera strobe
		See note related to ESD under MIPI CSI	circuit unless strobe control comes from camera module.
GPIO5_CAM_FLASH_EN	0	Signal Connections table.	Camera Flash Enable: Connect to enable of flash circuit
GPIO3_CAM1_RST#	0	Signal Connections table.	Camera Resets (or GPIO [3:2]): Connect to reset pin on any
GPIO2_CAM0_RST#			cameras with this function. If Auto Focus Enable is required,
			connect GPIO3_CAM1_RST# to AF_EN pin on camera module &
			use GPIO2_CAM0_RST# as common reset line.



9.0 SDIO/SDCARD/EMMC

Jetson TX1 has four SD/MMC interfaces. Two are used on the Jetson TX1 for eMMC & Wi-Fi/BT. The other two are brought to the connector pins for SD Card & SDIO use.


Table 36. SDIO / SD Card / eMMC Interface Mapping

Jetson TX1 Pins	Tegra Interface	Width	Usage
SDCARD	SDMMC1	4-bit	SD (Primary SD Card)
N/A	SDMMC2	4-bit	Used on Jetson TX1 for Primary Wi-Fi
SDIO	SDMMC3	4-bit	SDIO (2 nd Wi-Fi, etc.)
N/A	SDMMC4	8-bit	Used on Jetson TX1 for eMMC

9.1 SD Card

The Figure shows a standard SD socket. Internal pull-up resistors are used for SDCARD Data/CMD lines, so external pull-ups are not required.

Figure 22. Tegra SD Card Socket Connection Example



Notes: 1. If EMI and/or ESD devices are necessary, they must be tuned to minimize the impact to signal quality, which must meet the timing & Vil/Vih requirements at the receiver & maintain signal quality and meet requirements for the frequencies supported by the design.

2. Supply (load switch, etc.) used to provide power to the SD Card must be current limited if the supply is shorted to GND.

Table 37. SDIO/SDCARD Interface Signal Routing Requirements

Parameter			Requirement	Units	Notes
Max Frequency	3.3V Signaling	DS	25 (12.5)	MHz (MB/s)	See Note 1
		HS	50 (25)		
	1.8V Signaling	SDR12	25 (12.5)		
		SDR25	50 (25)		
		SDR50	100 (50)		
		SDR104	208 (104)		
		DDR50	50 (50)		
Topology			Point to point		
Reference plane			GND or PWR		See Note 2
Trace Impedance			50	Ω	±15%. 45Ω optional depending on stack-up
Max Via Count		PTH	4		Independent of stack-up layers
		HDI	10		Depends on stack-up layers
Via proximity (Signal t	o reference)		< 3.8 (24)	mm (ps)	Up to 4 signal Vias can share 1 GND return Via



Trace spacing	Microstrip / Stripline	4x / 3x	dielectric	
Trace length				
SDR50 / SDR25 / SDR12 / HS / DS	Min	16 (100)	mm (ps)	
	Max	139 (876)		
SDR104 / DDR50	Min	16 (100)		
	Max	83 (521)		
Max Trace Delay Skew in/between CLK & CMD/DAT				See Note 3
SDR50 / S	DR25 / SDR12 / HS / DS	14 (87.5)	Mm (ps)	
	SDR104 / DDR50	2 (12.5)		
Keep CLK, CMD & DATA traces away from	n other signal traces or u	inrelated power	traces/areas or powe	r supply components

Note: 1. Actual frequencies may be lower due to clock source/divider limitations.

- 2. If PWR, 0.01uF decoupling cap required for return current
- 3. If routing to SD Card socket includes a flex or 2nd PCB, max trace & skew calculations must include PCB & flex routing.

Table 38. SD Card Loading vs Drive Type

General SD Card Compliance	Parameter	Value	Units	Notes
C _{CARD} (C _{DIF} +C _{PKG})	Min	5	pF	Spec best case value
CARD V DIE TRO	Max	10	pF	Spec worst case value
Drive Type	Α	33	Ω	UHS50 Card = optional, UHS104 Card = mandatory
	В	50	Ω	UHS50 Card = mandatory, UHS104 Card = mandatory
	С	66	Ω	UHS50 Card = optional, UHS104 Card = mandatory
	D	100	Ω	UHS50 Card = optional, UHS104 Card = mandatory
F _{MAX} (CLK base frequency)	SDR104	208	MHz	Single data rate up to 104MB/sec
MIDA (//	DDR50	50	MHz	Double data rate up to 50MB/sec
	SDR50	100	MHz	Single data rate up to 50MB/sec
	SDR25	50	MHz	Single data rate up to 25MB/sec
	SDR12	25	MHz	Single data rate up to 12.5MB/sec
	HS	50	MHz	Single data rate up to 25MB/sec
	DS	25	MHz	Single data rate up to 12.5MB/sec
C _{LOAD} (C _{CARD} +C _{EQ})	Drive Type = A	21	pF	Total load capacitance supported
(CLK freq = 208MHz)	Drive Type = B	15	pF	Total load capacitance supported
,	Drive Type = C	11	pF	Total load capacitance supported
	Drive Type = D	22	pF	Possibly 22pF+ depending on host system
C _{LOAD} (C _{CARD} +C _{EQ})	Drive Type = A	43	pF	Total load capacitance supported
(CLK freg = 100/50/25MHz)	Drive Type = B	30	pF	Total load capacitance supported
(Drive Type = C	23	pF	Total load capacitance supported
	Drive Type = D	22	pF	Possibly 22pF+ depending on host system

Table 39. SDIO/SDCARD Signal Connections

Function Signal Name	Type	Termination	Description
SDIO_CK/SDCARD_CLK	0	0Ω series resistor for	SDIO/SDMMC Clock: Connect to CLK pin of device or socket
		SD_CARD_CLK (for	
		possible tuning). See	
		note for EMI/ESD	
SDIO_CMD/SDCARD_CMD	1/0	10Ω series resistor for	SDIO/SDMMC Command: Connect to CMD pin of device/socket
SDIO_D[3:0]/SDCARD_D[3:0]	1/0	SD_CARD_CMD/D[3:0]	SDIO/SDMMC Data: Connect to Data pins of device or socket
		See note for EMI/ESD	
SDCARD_CD#	- 1		SDIO Card Detect: Connect to CD/C_DETECT pin on socket if required.
SDCARD_WP	1		SDIO Write Protect: Connect to WP/WR_PROTECT pin on socket if required.
SDIO_RST#	0		SDIO Reset: Connect to reset line on SDIO peripheral/connector.
SDCARD_PWR_EN	0		SDIO Supply/Load Switch Enable: Connect to enable of supply/load switch
			supplying VDD on SD Card socket.

Note: EMI/ESD may be required for SDIO when used as the SD Card socket interface. Any EMI/ESD device used must be able to meet signal timing/quality requirements. The Carrier Board implements 10Ω series resistors on the data lines and a 0Ω series resistors on the clock line (for possible tuning if required).




10.0 AUDIO

Tegra supports Multiple PCM/I2S audio interfaces & includes a flexible audio-port switching architecture. The following assignments should be used for the I2Sx interfaces:

Table 40. I2S Interface Mapping

Jetson TX1 Pins (Tegra X1 Functions)	I/O Block	Typical Usage
I2S0 (I2S1)	AUDIO_HV	Available (Codec)
I2S1 (I2S5B)	GPIO	Available (Misc. Expansion)
I2S2 (I2S3)	DMIC	Available (Wi-Fi / BT, Modem)
I2S3 (I2S4B)	UART	Available (Misc.)
N/A (I2S2)	SPI_HV	Used on Jetson TX1 for Wi-Fi / BT

Figure 23. Audio Device Connection Example



Note: The I2S interfaces can be used in either Master or Slave mode.



Table 41. I2S Interface Signal Routing Requirements

Parameter		Requirement	Units	Notes
Configuration / Device Organi	ization	1	load	
Max Loading		8	pF	
Reference plane		GND		
Breakout Region Impedance		Min width/spacing		
Trace Impedance		50	Ω	±20%
Via proximity (Signal to refere	ence)	< 3.8 (24)	mm (ps)	See Note 1
Trace spacing	Microstrip or Stripline	2x	dielectric	
Max Trace Delay		3600 (~22)	ps (in)	See Note 2
Max Trace Delay Skew between	en SCLK & SDATA_OUT/IN	250 (~1.6")	ps (in)	See Note 2

Note: Up to 4 signal Vias can share a single GND return Via

Table 42. Audio Signal Connections

Jetson TX1 Pin Name	Type	Termination	Description	
12S[3:0]-SCLK	1/0		DAP Serial Clock: Connect to I2S/PCM CLK pin of audio device.	
12S[3:0]-LRCK	1/0		DAP Field Select (Word Select for I2S): Connect to word/field select pin of audio	
			device.	
I2S[3:0]-SDATA_OUT	1/0		DAP Data Output: Connect to Data Input pin of audio device.	
I2S[3:0]-SDATA_IN	1		DAP Data Input: Connect to Data Output pin of audio device.	
AUD_MCLK	0		Audio Codec Master Clock: Connect to clock pin of Audio Codec.	
GPIO19_AUD_RST	0		Audio Reset: Connect to reset pin of Audio Codec.	
GPIO20_AUD_INT	1		Audio Interrupt: Connect to interrupt pin of Audio Codec.	



11.0 WI-FI/BT (INTEGRATED)

Jetson TX1 integrates a Broadcom BCM4354XKUBG Wi-Fi / BT solution. This is a IEEE 802.11 ac 2x2. Two Dual-band antenna connectors are located on the module. The requirements are in the Antenna Requirements table below.

Figure 24. Integrated Wi-Fi / BT




Table 43. Antenna Requirements

Parameter	Requirement	Units	Notes
Туре	Dual-Band (x2)		
Frequency Band(s)	2.4 & 5.0	GHz	
Impedance	50	Ω	
Mating Connector	Female I-PEX		2x Male I-PEX on Jetson TX1 module




12.0 MISCELLANEOUS INTERFACES

12.1 I2C

Tegra has seven I2C controllers, which are shown in the table below. The assignments in the table should be used for the I2C interfaces:

I2C	Jetson TX1 Pins	Usage on Jetson	Typical usage on carrier board	On-Jetson TX1 Pull-up/voltage
Controller	Names	TX1		
I2C1	I2C_GPO_CLK/DAT	Thermal Sensor	Audio Codec, other general I2C bus usage. Only	1KΩ on Jetson TX1 to 1.8V
		control	1.8V devices supported without level shifter.	
12C2	I2C_GP1_ CLK/DAT	Power monitors	General I2C bus usage. Only 3.3V devices	1KΩ on Jetson TX1 to 3.3V
			supported without level shifter.	
12C3	I2C_PM_ CLK/DAT		General I2C bus usage. Only 1.8V devices	1KΩ on Jetson TX1 to 1.8V
			supported without level shifter.	
I2C_VI	I2C_CAM_CLK/DAT		Cameras & camera related functions (AF, etc.).	1KΩ on Jetson TX1 to 1.8V
			Only 1.8V devices supported without level shifter.	
12C6	DP0_AUX_CH_P/N		eDP or other I2C bus usage. 1.8V or 3.3V devices	None on Jetson TX1. IF supports
			can be supported.	pull-up to 1.8V or 3.3V
DDC	DP1_AUX_CH_P/N		HDMI / DP or other I2C bus usage. 1.8V or 3.3V	None on Jetson TX1. IF supports
			devices can be supported.	pull-up to 1.8V or 3.3V
I2CPMU	na	Power control	On-Jetson TX1 use only	1KΩ on Jetson TX1 to 1.8V

Figure 25. I2C Connections



I2C Design Guidelines

Care must be taken to ensure I2C peripherals on same I2C bus connected to Tegra do not have duplicate addresses.

Addresses can be in two forms: 7-bit, with the Read/Write bit removed or 8-bit including the Read/Write bit. Be sure to compare I2C device addresses using the same form (all 7-bit or all 8-bit format).



Table 44. I2C Interface Signal Routing Requirements

Parameter		Requirement	Units	Notes
Max Frequency	Standard-mode / Fm / Fm+	100 / 400 / 1000	kHz	See Note 1 & 2
	Hs Mode	3.4	MHz	
Topology		Single ended, bi-directional, mu	Iltiple masters/s	slaves
Max Loading	Standard-mode / Fm / Fm+	400	pF	Total of all loads
	Hs Mode	100		
Reference plane		GND or PWR		
Trace Impedance		50 – 60	Ω	±15%
Trace Spacing		1x	dielectric	
Max Trace Delay	Standard Mode	3400 (~20)	ps (in)	
I	Fm, Fm+ & Hs Modes	1700 (~10)		

Note: 1. Fm = Fast-mode, Fm+ = Fast-mode Plus, Hs = High-speed.

- 2. I2C GP1 & DP1 AUX (when used for HDMI DDC or I2C) only support up to Fm+ speed.
- 3. Avoid routing I2C signals near noisy traces, supplies or components such as a switching power regulator.
- 4. No requirement for decoupling caps for **PWR** reference

Table 45. I2C Signal Connections

Jetson TX1 Pin Name	Туре	Termination	Description
I2C_GPO_CLK/DAT	I/OD	1kΩ pull-ups to VDD_1V8 on Jetson TX1	General I2C 0 Clock & Data. Connect to CLK & Data pins of any 1.8V
			devices
I2C_GP1_CLK/DAT	I/OD	1kΩ pull-ups to VDD_3V3_SYS on Jetson	General I2C 1 Clock & Data. Connect to CLK & Data pins of 3.3V
		TX1	devices.
I2C_PM_CLK/DAT	I/OD	1kΩ pull-ups to VDD_1V8 on Jetson TX1	Power Measurement I2C Clock & Data. Connect to CLK & Data pins of
			any 1.8V devices
I2C_CAM_CLK/DAT	I/OD	1kΩ pull-ups to VDD_1V8 on Jetson TX1	Camera I2C Clock & Data. Connect to CLK & Data pins of any 1.8V
			devices
DP0_AUX_CH+/-	I/OD	Include pads for 100kΩ pull-downs to	AUX Channel for eDP interface. Connect to AUX_CH+/-
		GND near Jetson TX1 pins.	
DP1_AUX_CH+/-	I/OD	See HDMI/DP sections for correct	DP_AUX Channel (DP) or DDC I2C 2 Clock & Data (HDMI). Connect to
		termination	AUX_CH+/- (DP) or SCL/SDA (HDMI)

Note: 1. If some devices require a different voltage level than others connected to the same I2C bus, level shifters are required.

2. For I2C interfaces that are pulled up to 1.8V, disable the OD (Open Drain) option for these pads. For I2C interfaces that are pulled up to 3.3V, enable the OD (Open Drain) option. The Open Drain option is selected in the Pinmux registers.

De-bounce

The tables below contain the allowable De-bounce settings for the various I2C Modes.

Table 46. De-bounce Settings (Fast Mode Plus, Fast Mode & Standard Mode)

I2C Mode	Clock Source	Source Clock Freq	I2C Source Divisor	Sm/Fm Divisor	De-bounce Value	I2C SCL Freq
					0	1016KHz
Fm+	PLLP_OUT0	408MHz	5 (0x04)	10 (0x9)	5:1	905.8KHz
					7:6	816KHz
Fm	PLLP_OUT0	408MHz	5 (0x4)	26 (0x19)	7:0	392KHz
Sm	PLLP_OUT0	408MHz	20 (0x13)	26 (0x19)	7:0	98KHz

Note: Sm = Standard Mode.


Table 47. Debounce Settings (High-Speed Mode)

Mode	Source	PLLP_OUT0	I2C Source Div	Hs Div	De-bounce	I2C Freq
l la	PLLP_OUT0	408MHz	3 (0x2)	3 (0x2)	0	3.48MHz
пъ					7:1	Not allowed




The Jetson TX1 brings out three of the Tegra SPI interfaces. See the Figure below.

Figure 26. SPI Connections



The figure below shows the basic connections used.

Figure 27. Basic SPI Master/Slave Connections



SPI Design Guidelines

Figure 28. SPI Topology






Table 48. SPI Interface Signal Routing Requirements

Parameter		Requirement	Units	Notes
Max Frequency		65	MHz	
Configuration / Device Organization		4	load	
Max Loading (total of all loads)		15	pF	
Reference plane		GND		
Breakout Region Impedance		Minimum width & spacing		
Max PCB breakout delay		75	ps	
Trace Impedance		50 – 60	Ω	±15%
Via proximity (Signal to reference)		< 3.8 (24)	mm (ps)	See Note 1
Trace spacing	Microstrip / Stripline	4x / 3x	dielectric	
Max Trace Delay (PCB Main Trunk)	Single load case	1760 (~11)	ps (in)	
	Two load case	1280 (~8)		
Max Trace Delay (Daisy)	Max Trace Delay (Daisy)			
Max Trace Delay Skew between MOSI	(DOUT), MISO (DIN) & CS to SCK	50	ps	At any point

Note: Up to 4 signal Vias can share a single GND return Via

Table 49. SPI Signal Connections

Jetson TX1 Pin Names	Туре	Termination	Description
SPI[2:0]_CLK	1/0	SPIO_CLK has 120Ω Bead in series	SPI Clock.: Connect to Peripheral CLK pin(s)
		(on Jetson TX1).	
SPI[2:0]_MOSI	1/0		SPI Data Output: Connect to Slave Peripheral MOSI pin(s)
SPI[2:0]_MISO	1/0		SPI Data Input: Connect to Slave Peripheral MISO pin(s)
SPI[2:1]_CS[1:0]#	1/0		SPI Chip Selects.: Connect one CS_N pin per SPI IF to each Slave
SPIO_CSO#			Peripheral CS pin on the interface

12.3 UART

The Jetson TX1 brings three UARTs out to the main connector. One of the UARTs is used for the Wi-Fi/BT on the Jetson TX1. See Figure below for typical assignments of the three available UARTs.

Figure 29. Jetson TX1 UART Connections







Table 50. UART Signal Connections

Ball Name	Туре	Termination	Description
UART[2:0]_TX	0		UART Transmit: Connect to Peripheral RXD pin of device
UART[2:0]_RX	1		UART Receive: Connect to Peripheral TXD pin of device
UART[2:0]_CTS#	1		UART Clear to Send: Connect to Peripheral RTS_N pin of device
UART[2:0]_RTS#	0		UART Request to Send: Connect to Peripheral CTS pin of device

12.4 Debug & Test

Figure 30. Debug Connections



Note: 1. Pull-ups or Pull-downs are present on the UART TX & RTS lines for RAM Code strapping.

2. If level shifter is implemented, pull-ups are required the RX & CTS lines on the non-Jetson TX1 side of the level shifter. This is required to keep the inputs from floating and toggling when no device is connected to the debug UART.

12.4.1 JTAG

JTAG is not required, but may be useful for new design bring-up. Note that the Tegra **JTAG_TRST_N** pin (JTAG_GP0 on Jetson TX1 connector) is not used as a conventional JTAG reset line. Instead, this pin selects whether JTAG is to be used for communicating with the Tegra CPU complex, or for Test/Scan purposes. When **JTAG_TRST_N** is pulled low, the JTAG interface is enabled for access to the CPU complex. When high, it is in Test/Scan mode. In order to reset the JTAG block, a reset command is used rather than toggling the **JTAG_TRST_N** pin.

Table 51. JTAG Connections

Jetson TX1 Pin	Type	Termination	Description		
Name					
JTAG_TMS	- 1		JTAG Mode Select: Connect to TMS pin of connector		
JTAG_TCK	- 1	100kΩ to GND (on Jetson	JTAG Clock: Connect to TCK pin of connector		
		TX1)			
JTAG_TDO	0		JTAG Data Out: Connect to TDO pin of connector		
JTAG_TDI	- 1		JTAG Data In: Connect to TDI pin of connector		
JTAG_RTCLK	- 1		JTAG Return Clock: Connect to RTCK pin of connector		
JTAG_GP0	- 1	100kΩ to GND &	JTAG General Purpose Output :		
		0.1uF to GND (on Jetson	- Normal operation: Leave series resistor from JTAG_GP0 not stuffed.		
		TX1)	- Boundary Scan test mode: Connect JTAG_GP0 to VDD_1V8 (install 0Ω resistor as		
			shown).		



12.4.2 Debug UART


Jetson TX1 provides UART0 for debug purposes. The connections are shown in the Figure 30 and described in the table below. Table 52. Debug UART Connections

Jetson TX1 Pin	Type	Termination	Description
Name			
UARTO_TXD	0	4.7kΩ to GND or VDD_1V8 on Jetson TX1 for	UART #0 Transmit: Connect to RX pin of serial device
		RAM Code strapping	
UARTO_RXD	- 1	If level shifter implemented, 100kΩ to supply	UART #0 Receive: Connect to TX pin of serial device
		on the non-Jetson TX1 side of the device.	
UARTO_RTS#	0	4.7kΩ to GND or VDD_1V8 on Jetson TX1 for	UART #0 Request to Send: Connect to CTS pin of serial device
		RAM Code strapping	
UARTO_CTS#	ı	If level shifter implemented, 100kΩ to supply	UART #0 Clear to Send: Connect to RTS pin of serial device
		on the non-Jetson TX1 side of the device.	

12.4.3 Boundary Scan Test Mode

In order to support Boundary Scan Test mode, the Tegra JTAG_TRST_N pin must be pulled high and Tegra must be held in reset without resetting the PMIC. The figure below illustrates this. Other requirements related to supporting Boundary Scan Test mode are described in the "Tegra X1 Series Boundary Scan Requirements & Usage" document.

Figure 31. Boundary Scan Connections





12.5 Strapping Pins

Figure 32. Force Recovery Strap Connections




Table 53. Power-on Strapping Breakdown

Jetson TX1 Pin Name	Tegra X1 Ball Name	Strap Options	Tegra X1 Internal PU/PD	Jetson TX1 PU/PD	Description
FORCE_RECOV#	BUTTON_VOL_UP	REC_MODE1	~100kΩ PU		Recovery Mode [2:1]
CHARGING#	BUTTON_VOL_DOWN	REC_MODE2	~100kΩ PU		x1: Normal boot from secondary device 10: Forced Recovery Mode 00: Reserved See critical warning in note 1
UARTO_TX	UAR1_TX	RAM_CODE1	~100kΩ PD	4.7kΩ PD or 4.7KΩ PU	Selects one of four DRAM configuration sets within the BCT. For Nvidia use only.
UARTO_RTS	UART1_RTS	RAM_CODE0	~100kΩ PD	4.7kΩ PD or 4.7KΩ PU	See critical warning in Note 2.
UART1_TX	UART3_TX	BOOT_SELECT2	~100kΩ PD	4.7kΩ PD	Software reads value and determines Boot device
NA	UART4_TX	BOOT_SELECT1	~100kΩ PD	4.7kΩ PD	to be configured and used
NA	UART4_RTS	BOOT_SELECTO	~100kΩ PD	4.7kΩ PD	000 = eMMC x8 BootModeOFF, 512-byte page. Maps to SDMMC w/config=0x0001 size. 26MHz 001 - 111 Reserved See Notes 3 & 4 See critical warning in Note 5.

Note:

- If the CHARGING# pin is used in a design, it must not be driven or pulled low during power-on at the same time as FORCE_RECOV# is pulled low for Recovery Mode as this would change the strapping and select a reserved mode.
 Violating this requirement will prevent the system from entering Recovery Mode.
- 2. If UARTO_TX and/or UARTO_RTS are used in a design, they must not be driven or pulled high or low during power-on. **Violating this requirement can change the RAM_CODE strapping and result in functional failures**.
- 3. The above BOOT_SELECT option is only in effect in "regular boot" conditions i.e. cold boot. If "Forced Recovery" mode is detected (FORCE RECOV# low at boot), that mode take precedence over the eMMC boot device choice.
- 4. eMMC boot does not use either the normal boot mode or alternate boot mode supported by the eMMC spec. The Tegra X1 BootROM uses the Card Identification mode for booting from eMMC.
- 5. If UART1_TX is used in a design, it must not be driven or pulled high during power-on as this would affect the BOOT_SELECT strapping. *Violating this requirement will likely prevent the system from booting*.



13.0 PADS

Note:

Jetson TX1 signals that come from Tegra X1 may glitch when the associated power rail is enabled. This may affect pins that are used as GPIO outputs. Designers should take this into account. GPIO outputs that must maintain a low state even while the power rail is being ramped up may require special handling.

13.1 Pad Drive Strength

The table below provides estimated output drive values across minimum/maximum DRVUP/DRVDN settings. There are values for 1.8V & 3.3V power rail voltages.

Table 54. Output Drive Current Estimates across Pad Output Control settings

	1.8V			3.3V		
	Drive current (mA)			Drive current (mA)		
DRVUP						
DRVDN	Min	Тур	Max	Min	Тур	Max
00000	7.2	15.5	23.8	16.5	28.3	40.0
11111	14.7	23.4	32.1	36.5	48.3	60.0

13.2 Pad DC Characteristics

Table 55. CMOS Pad Type DC Characteristics

Symbol	Description	Min	Max	Units
V _{IL}	Input Low Voltage	-0.5	0.25 x VDD	V
V _{IH}	Input High Voltage	0.75 x VDD	0.5 + VDD	V
V _{OL}	Output Low Voltage (I _{OL} = 1mA)		0.15 x VDD	V
V _{OH}	Output High Voltage (I _{OH} = -1mA)	0.85 x VDD		V

Table 56. Open Drain Pin Type DC Characteristics

Symbol	Description	Min	Max	Units
V _{IL}	Input Low Voltage	-0.5	0.25 x VDD	V
V _{IH}	Input High Voltage	0.75 x VDD		V
V _{OL}	Output Low Voltage (I _{OL} = 1mA)		0.15 x VDD	V

Note: Do not drive unpowered signals above 0.5V (when associated power rail is off).



14.0 UNUSED INTERFACE TERMINATIONS

14.1 Unused MPIO (Multi-purpose Standard CMOS Pad) Interfaces

The following Jetson TX1 pins (& groups of pins) are Tegra MPIO pins that support either special function IOs (SFIO) and/or GPIO capabilities. Any unused pins or portions of pin groups listed below that are not used can be left unconnected.

Table 57. Unused MPIO pins / Pin Groups


Jetson TX1 Pins / Pin Groups	Jetson TX1 Pins / Pin Groups
SLEEP#	CAM Control, Clock
BATLOW#	SDIO, SDMMC
FORCE_RECOV#	AUDIO_x
RESET_OUT#	12S
WDT_TIME_OUT#	UART
CARRIER_STBY#	12C
CHARGER_PRSNT#	SPI
CHARGING#	TOUCH_x
USBx_EN_OC#	WIFI_WAKE_x
PEXx_REFCLK/RST/CLKREQ/WAKE	MODEM_x, MDM2AP_x, AP2MDM_x
LCD0_BKLT_PWM, FAN_PWM	GPIO_EXP[1:0]_INT
LCD_x	ALS_PROX_INT, MOTION_INT
DPO_HPD, DP1_HPD, HDMI_CEC	JTAG

14.2 Unused Special Function Interfaces

See the Unused Special Function Pins section in the Checklist at the end of this document.



Figure 33. Jetson TX1 Dimensions



Notes: - Carrier board connector location & mounting holes should match the Jetson TX1 dimensions shown in figure above.

- Carrier board components limited to 2.5mm under outline of Jetson TX1. This assumes the use of the mating connector "SAMTEC REF-186138-01" (SEAM-50-02.0-S-08-2-A-K-TR). If the connector used is taller, the max component height would change accordingly.
- The Keep out area on the carrier board for standoffs depends on diameter of standoffs used. Jetson TX1 carrier board uses 6MM diameter round keep out areas surrounding the four mounting holes. These areas on the PCB should be GND with no soldermask. See Jetson TX1 carrier board layout for reference.
- All Dimensions are in "MM" unless otherwise specified
- Tolerances are:
 - o . X ± .25
 - o .XX ± .13
 - o Angles ± 1°
- Mass: 75 Grams, ±2%
- Thermal transfer Plate Finish: Clear Chemfilm per MIL-C-5541-E Class 3



16.0 DESIGN CHECKLIST

The checklist below is intended to help ensure that the correct connections have been made in a design. The check items describe connections for the various interfaces and the "Same/Diff/NA" column is intended to be used to indicate whether the design matches the check item description, is different, or is not applicable to the design.

Table 58. Checklist

Check Item Description			Same/Diff/NA
Jetson TX1 Signal Terr	minations (shown for reference o	nly)	
	Parallel Termination	Series Termination	
USB/PCIe			
USB0_EN_OC#	External 100KΩ Pull Up to 3.3V	_	
USB1_EN_OC#	External 100KΩ Pull Up to 3.3V	_	
USBO_VBUS_DET	External 10KΩ Pull Up to 1.8V	Level shifter between Tegra & Jetson TX1	
		USB0_VBUS_DET pin	
PEX0_CLKREQ#	External 47KΩ Pull Up to 3.3V		
PEXO_RST#	External 47KΩ Pull Up to 3.3V	-	
PEX1 CLKREQ#	External 47KΩ Pull Up to 3.3V	-	
PEX1_RST#	External 47KΩ Pull Up to 3.3V	_	
PEX WAKE#	External 47KΩ Pull Up to 3.3V	_	
HDMI/DP/eDP			
DPO HPD	Internal Pull Down	_	
DP1_HPD	Internal Pull Down	-	
12C			
I2C GPO CLK/DAT	External 1KΩ Pull Up to 1.8V	_	
I2C_GFO_CLK/DAT	External 1KΩ Pull Up to 3.3V	_	
I2C PM CLK/DAT	External 1KΩ Pull Up to 1.8V		
I2C CAM CLK/DAT	External 1KΩ Pull Up to 1.8V	_	
SPI	External Train of to 1.04		
	Internal Bull Davin		
SPIO_MOSI SPIO MISO	Internal Pull Down	-	
	Internal Pull Down	-	
SPIO_CLK	Internal Pull Down	-	
SPIO_CSO#	Internal Pull Up to 1.8V Internal Pull Down	-	
SPI1_MOSI			
SPI1_MISO	Internal Pull Down	-	
SPI1_CLK	Internal Pull Down	-	
SPI1_CSO#	Internal Pull Up to 1.8V		
SPI1_CS1#	Internal Pull Up to 1.8V	-	
SPI2_MOSI	Internal Pull Down	-	
SPI2_MISO	Internal Pull Down	-	
SPI2_CLK	Internal Pull Down		
SPI2_CSO#	External 100KΩ Pull Up to 1.8V External 100KΩ Pull Up to 1.8V	<u> </u>	
SPI2_CS1#	External 100KΩ Pull Up to 1.8V	_	
SD Card			
SDCARD_CMD	Internal Pull Up to 1.8V/3.3V	-	
SDCARD_D[3:0]	Internal Pull Up to 1.8V/3.3V	-	
SDCARD_CD#	Internal Pull Up to 1.8V	-	
SDCARD_WP	Internal Pull Up to 1.8V	-	
SDIO			
SDIO_CMD	Internal Pull Up to 1.8V	-	
SDIO_D[3:0]	Internal Pull Up to 1.8V	-	
Embedded Display			
LCD_TE	Internal Pull Down	-	
GPIO			
GPIO19/AUD_RST	Internal Pull Up to 1.8V	_	
GPIO6/TOUCH_INT	Internal Pull Up to 1.8V	_	
GPIO8/ALS_PROX_INT	Internal Pull Up to 1.8V	_	



IIVIDIA.			
Check Item Description			Same/Diff/NA
GPIO9/MOTION INT	Internal Pull Up to 1.8V	_	
GPIO10/WIFI_WAKE_AP	Internal Pull Up to 1.8V	_	
GPIO13/BT WAKE AP	Internal Pull Up to 1.8V	_	
GPIO16/MDM WAKE AP	Internal Pull Up to 1.8V	_	
GPIO17/MDM2AP READY	Internal Pull Up to 1.8V	_	
GPIO18/MDM_COLDBOOT	Internal Pull Up to 1.8V		
GPIO EXPO INT	Internal Pull Up to 1.8V	_	
GPIO_EXP1_INT	Internal Pull Up to 1.8V	_	
	internal Fair Op to 1.5V		
System Control	5		
VIN_PWR_BAD#	External 10KΩ Pull Up to 5.0V	-	
FORCE_RECOV#	Internal Pull Up to 1.8V	_	
SLEEP#	Internal Pull Up to 1.8V	-	
POWER_BTN#	Internal Pull Up to 1.8V	BAT54CW Schottky barrier diodes	
RESET_IN#	External 4.7KΩ Pull Up to 1.8V	-	
FAN_TACH	Internal Pull Up to 1.8V		
Charging			
CHARGER_PRSNT#	Internal Pull Up to 1.8V	_	
CHARGING#	Internal Pull Up to 1.8V	_	
BATLOW#	Internal Pull Up to 1.8V	_	
JTAG			
JTAG TCLK	External 100KΩ Pull Down to GND	_	
JTAG_GP0	External 100KΩ Pull Down to GND & 0.1uF	_	
	capacitor to GND		
Couries board Signal Tours			
Carrier board Signal Term			
	Parallel Termination	Series Termination	
USB/PCIe/SATA			
USB_SSO_TX+/-	_	0.1uF capacitors near main connector	
USB_SS1_TX+/-	_	0.1uF capacitors near main connector	
USB_SSO_RX+/-	_	0.1uF capacitors near peripheral if directly	
		connected	
USB_SS1_RX+/-	-	0.1uF capacitors near peripheral if directly	
		connected	
PEXO_TX+/-	-	0.1uF capacitors near main connector	
PEX1_TX+/-	-	0.1uF capacitors near main connector	
PEX2_TX+/-	-	0.1uF capacitors near main connector	
PEX_RFU_TX+/-	-	0.1uF capacitors near main connector	
PEXO_RX+/-	_	0.1uF capacitors near peripheral if directly	
		connected	
PEX1_RX+/-	-	0.1uF capacitors near peripheral if directly	
_		connected	
PEX2_RX+/-	-	0.1uF capacitors near peripheral if directly	
		connected	
PEX_RFU_RX+/-	-	0.1uF capacitors near PCIe device/conn.	
SATA_TX+/-	-	0.01uF capacitors near main connector	
SATA_RX+/-	_	0.01uF capacitors near SATA device/conn.	
Ethernet			
GBE MDI0+/-	_	Magnetics near RJ45 connector	
GBE MDI1+/-		Magnetics near RJ45 connector	+
GBE_MDI2+/-		Magnetics near RJ45 connector	+
GBE MDI3+/-		Magnetics near RJ45 connector	+
GBE_INK100#		LED and Pull Up Current Limiting Circuit	1
GBE_LINK1000#		LED and Pull Up Current Limiting Circuit	1
_		LED and Pull Up Current Limiting Circuit LED and Pull Up Current Limiting Circuit	+
GBE_LINK_ACT#	-	LED and Pull Op Current Limiting Circuit	
DP[1:0] for eDP/DP			
DP0_TX3+/-	-	0.1uF capacitors near main connector	1
DPO_TX2+/-	-	0.1uF capacitors near main connector	1
DPO_TX1+/-	-	0.1uF capacitors near main connector	1
DP0_TX0+/-	-	0.1uF capacitors near main connector	1
DP0_AUX_CH+	_	0.1uF capacitors near main connector	



Charletters Descri							Same/Diff/NA
Check Item Descri	ption	I			0.1F conscitors n	oor main connector	Janie/Din/NA
DPO_AUX_CH-		10k0 Bull +=	1 0\/ ===	main conn 0		ear main connector	
DP0_HPD		10kΩ Pull-up to		r main conn. & on DP side of leve	Level Shifter (w/ou	ain connector & 100kΩ	
		shifter.	T TO GIVE	on briside or leve	,	nector. Level shifter must	
		5			be non-inverting.	icoton zeveroninter must	
DP1_TX3+/-			_			ear main connector	
DP1_TX2+/-			-		· ·	ear main connector	
DP1_TX1+/-			_		0.1uF capacitors n	ear main connector	
DP1_TX0+/-			-		0.1uF capacitors no	ear main connector	
DP1_AUX_CH+			n to GND	near connector (D	P 0.1uF capacitors no	ear main connector	
DP1_AUX_CH-		only) 100kΩ Pull-up to only)	3.3V nea	ar connector (DP	0.1uF capacitors no	ear main connector	
DP1 HPD		10kΩ Pull-up to	1.8V near	main conn. &	Level Shifter (w/ou	itput toward main	
		-		on DP side of leve		ain connector & 100kΩ	
		shifter.			,	nector. Level shifter must	
					be non-inverting.		
DP1 for HDMI							
HDMI_TXC+/-		499Ω, 1% resisto			· ·	ear HDMI connector	
HDMI_TX0+/-		499Ω, 1% resisto				ear HDMI connector	
HDMI_TX1+/-		499Ω, 1% resisto				ear HDMI connector	
HDMI_TX2+/-		499Ω, 1% resisto			<u> </u>	ear HDMI connector	
HDMI_DDC_SCL/SDA		10kΩ Pull-up to				shifter between Pull-ups	
		1.8kΩ Pull-up to			in Parallel Termina		
HDMI_HPD		10kΩ Pull-up to			Level shifter (w/ou	•	
		100kΩ Pull-dowr	n to GND	near HDMI conn.		en Pull-up & Pull-down in	
						on column. Level shifter	
					_	non-inverting. 100kΩ veen pull-down & HDMI	
					connector.	veen pun-down & ribivii	
Power		L					
Jetson TX1 Power	Supplies						
Supply (Carrier Board)	Usage		(V)	Supply Type	Source	Enable	
VDD_IN	Main Supply from	Adanter	5.5-	Adapter	na	na	
VDD_IIV		чиартег	19.6	Adapter	IIa	i i a	
VDD_RTC	Real-time clock sup	nnly	2.6-5.5	Jetson TX1	VDD_5V0_SYS on	na	
100_MC	ricar time crock say	, p., y	2.0 3.3	PMIC	Jetson TX1 or carrier	110	
					board (for charging)		
Carrier Board Supp	olies				, 6 6,		
Supply (Carrier Board)	Usage		(V)	Supply Type	Source	Enable	
, ,	J		5.5-				
VDD_MUX	Main power input	from DC Adapter	19.6	FETs	DC Adapter		
VDD_5V0_IO_SYS	Main 5V supply		5.0	DC/DC	VDD_MUX	CARRIER_PWR_ON	
VDD_3V3_SYS	Main 3.3V supply		3.3	DC/DC	VDD_MUX	3V3_SYS_BUCK_EN	
VDD_1V8	Main 1.8V supply		1.8	DC/DC	VDD_5V0_IO_SYS	1V8_IO_VREG_EN (VDD 3V3 SYS PG)	
VDD 3V3 SLP	3.3V rail, off in Slee	en (various)	3.3	FETs/Ld Sw	VDD_3V3_SYS	SOC_PWR_REQ	
VDD_5V3_3LP	5V rail, off in Sleep		5	FETs/Ld Sw	VDD_5V0_IO_SYS	VDD 3V3 SLP	
VDD_3V0_IO_SEI	PCIe & SATA conne	•	12	Boost	VDD_5V0_IO_SYS	VDD 3V3 SLP	
VDD_12V_3LF VDD_VBUS_CON	VBUS for USB 2.0 T		5.0	Load Switch	VDD_5V0_IO_SYS	USB_VBUS_EN0	
USB VBUS	VBUS for USB 3.0 T		5.0	Load Switch	VDD_5V0_IO_SYS	USB_VBUS_EN1	
SD_CARD_SW_PWR	SD Card power rail		3.3	Load Switch	VDD_3V3_SYS	SDCARD_VDD_EN	
VDD 5V0 HDMI CON	5V rail for HDMI co		5.0	Load Switch	VDD_5V0_IO_SYS	GPIO Expander U29, P14	
VDD TS 1V8	1.8V rail for touch		1.8	Load Switch	VDD 1V8	GPIO Expander U29, P01	
AVDD_TS_DIS	High voltage rail fo		3.3	Load Switch	VDD_3V3_SLP	GPIO Expander U29, P02	
VDD_LCD_1V8_DIS	1.8V rail for panel		1.8	Load Switch	VDD_1V8	GPIO Expander U29, P11	
VDD_DIS_3V3_LCD	High voltage rail fo	r panel	3.3	Load Switch	VDD_3V3_SYS	GPIO Expander U29, P03	
VDD_1V2	Generic 1.2V displa		1.2	LDO	VDD_1V8	GPIO Expander U29, P12	
DVDD_CAM_IO_1V8	1.8V rail for camer		1.8	Load Switch	VDD_1V8	GPIO Expander U28, P11	
AVDD_CAM	High voltage rail fo	r cameras	2.8	Load Switch	VDD_3V3_SLP	GPIO Expander U28, P15	
DVDD_CAM_IO_1V2	1.2V rail for camer	a core	1.2	LDO	VDD_1V8	GPIO Expander U28, P12	



Power Control Vin PVPK, BADIC connects to carrier board main power input & discharge circuit. Inactive when main supply is stable CARRIER, PVPK, ON used as enable for carrier board main SV supply & discharge circuit. RISSET IN the carrier board connects to system reset source(s) such as reset button, etc. RISSET OUTA from Jeson TAL connects to devices on carrier board that require reset during power on POWER BTHW connects to button or similar to pull FOWER BTHW to GND when pressed/asserted to power system ON/OFF SEEPE connects to button or similar to pull SEEPE Power Connects to button or similar to pull SEEPE Power Connects to button or similar to pull SEEPE Power Connects to button or similar to pull SEEPE Power Connects to button or similar to pull SEEPE Power Connects to button or similar to pull SEEPE Power Discharge POWER Discharge Discharge circuit is implemented to bring carrier board main SV, 3.3V, 1.8V & 3.3V SEEP rod SEEPE Power Discharge Discharge circuit is implemented to bring carrier board main SV, 3.3V, 1.8V & 3.3V SEEP rolls low when system is powered off or the emains of the system of the system of the power is removed. Wake Event Pins If Audio interrupt required, GPIO20, July INT pin is used If External RIV Make Request to AP required, GPIO10, WHI, WAKE AP pin is used If External RIV Make Request to AP required, GPIO10, WHI, WAKE AP pin is used If Modern to AR Redul required, GPIO17, MDMZAP, READY pin is used If OPIO Depander D Interrupt required, GPIO18, MDM, COLDBOOT pin is used If OPIO Depander D Interrupt required, GPIO18, MDM, COLDBOOT pin is used If OPIO Depander D Interrupt required, GPIO20, MTP, WIND pin is used If Ambient/Proximity Interrupt required, GPIO3, MSAP, RDM, INT pin is used If Ambient/Proximity Interrupt required, GPIO3, MSAP,	I IVIDIA.	Come /Diff/NA
VIM. PWB RADE connects to carrier board main power input 8 discharge circuit. Inactive when main supply is stable CARRIER PWB, Dws das a enable for carrier board main power input 8 discharge circuit. IRSETT IN to carrier board connects to system reset source(s) such as reset button, etc. IRSET, OUT from its bean TXL connects to device on carrier board that require reset during power-on POWER, BTMR connects to button or similar to pull FOWER, BTMR to GND when pressed/asserted to put system GNI/OFF SEEE/FOWER DUSTON DUSTON OF SUBJECTE VID. GND when pressed/asserted to put system in sleep mode CARRIER, STRYF connects to button or similar to pull SEEP# to GND when pressed/asserted to put system in sleep mode CARRIER, STRYF connects on enable of supplies that should be off in Siepp mode such as VDD_3V3_SLP POWER DISCHARGE Discharge circuit is implemented to bring carrier board main SV, 33.Y. 13V. 8.3 3V Sleep rails low when system is powered off or the main supply is removed. Circuit also sested vibrage and supplies that should be off in Siepp mode such as VDD_3V3_SLP POWER DISCHARGE CONTROL OF STRYF CONTR	Check Item Description	Same/Diff/NA
CARRIER PWR. DN used as enable for carrier board main SV supply & discharge circuit. WISET IN 10 to carrier board connects to system reset source(s) such as reset button, etc. WISET OUTS from leston TXI connects to device on carrier board that require reset during power-on POWER, BYNE connects to button or similar to pull SUEPB to GND when pressed/asserted to power system ON/OFF SLEPPE connects to button or similar to pull SUEPB to GND when pressed/asserted to put system in sleep mode CARRIER, TSTRY connects to enable to supplies that should be of film sleep mode such as VDO_3V3_SLP POWER DIScharge Discharge crount is implemented to bring carrier board main SV, 3.3V_LRV & 3.3V sleep rails low when system is powered off or the main supply is removed. Circuit also asserts VIN_PWR. BADP when power is removed. Wake Event PINS If Audio Interrupt required, GPODA_MDL, MT pin is used If Esternal IV-ER wise integers to AP required, GPODA_STR_WAKE_AP pin is used If Esternal IV-ER wise integers to AP required, GPODA_MDL, MT pin is used If Sevent is the standard required GPODA_MDLAP_ARADY pin is used If Sevent is the standard required GPODA_MDLAP_ARADY pin is used If Sevent is the standard required GPODA_MDLAP_ARADY pin is used If Sevent is the standard required GPODA_MDLAP_ARADY pin is used If Sevent is the standard required GPODA_MDLAP_ARADY pin is used If GPOD Espander O Interrupt required, GPODA_MDLAP_ARADY pin is used If GPOD Espander O Interrupt required, GPODA_MDLAP_ARADY pin is used If GPOD Espander O Interrupt required, GPODA_MDLAP_ARADY pin is used If GPOD Espander O Interrupt required, GPODA_MDLAP_ARADY pin is used If GPOD Espander O Interrupt required, GPODA_MDLAP_ARADY pin is used If GPOD Espander O Interrupt required, GPODA_MDLAP_ARADY pin is used If Ambient/Proximity Interrupt required, GPODA_ARADY pin is used If Modeline LAP Report is used. If Ambient/Proximity Interrupt required, GPODA_ARADY pin is used If Modeline LAP Report is used. If Ambient/Proximity Interrupt Report is the	Power Control Power Control	
RESET IN to carrier board connects to system reset source(s) such as reset button, RC. RESET, OUTE from betwork Tox connects to devices on carrier board that require reset during power-on POWER BTANK connects to button or similar to pull POWER, BTANK to OND when pressed/asserted to puls yeaver missed produced by the produced prod	VIN_PWR_BAD# connects to carrier board main power input & discharge circuit. Inactive when main supply is stable	
RESET OUT in from Jeston TXL connects to device on carrier board that require reset during power-on POWER, BTMF connects to button or similar to pull DSUEP to GND when pressed/asserted to power system ON/OFE SLEPPE connects to button or similar to pull SUEP to GND when pressed/asserted to put system in sleep mode AGRIER STSTV connects to enable of supplies that should be off in Sleep mode such as VDO_3V3, SLP POWER DIscharge Boscharge circuit is implemented to bring carrier board main SV, 3.3V, L8V 8.3 3V Sleep rails fow when system is powered off or the main supply is removed. Circuit also asserts VIR_PVR_BAD# when power is removed. Wake Event Pins If Audio Interrupt required, GPIO20_AUD_INT pin is used If Audio Interrupt required, GPIO20_AUD_INT pin is used If Audio Interrupt required, GPIO21_MOMAZA_READV pin is used If Audio Interrupt required, GPIO21_MOMAZA_READV pin is used If Modern to AP Ready required, GPIO13_MOMAZA_READV pin is used If Modern to AP Ready required, GPIO13_MOMAZA_READV pin is used If Modern to AP Ready required, GPIO13_MOMAZA_READV pin is used If GPIO Expander Of Interrupt required, GPIO18_MOMA_COLDBOOT pin is used If GPIO Expander Of Interrupt required, GPIO18_MOMA_COLDBOOT pin is used If GPIO Expander Of Interrupt required, GPIO20_READ pin is used If GPIO Expander Of Interrupt required, GPIO20_READ pin is used If CPIO Expander Of Interrupt required, GPIO20_READ pin is used If CPIO Expander Of Interrupt required, GPIO3_MOM_COLDBOOT pin is used If Seep Request from carrier board required, SIEEPI pin is used If The OFF CARRIER COLDBOOT pin is used If Seep Request from carrier board required, SIEEPI pin is used If The OFF CARRIER COLDBOOT pin is used If Power Button On required, DPI_HDD pin is used If Power Button On required, DPI_HDD pin is used If Power Button On required, SIEEPI pin is used If Power Button On SIEEPI pin SIEEPI pin is used If Seep Request from carrier board Required, SIEEPI pin is used If Seep Request from carrier board Required, SIEEPI pin i	CARRIER_PWR_ON used as enable for carrier board main 5V supply & discharge circuit	
POWEE, BT-NH connects to button or similar to pull FOWER, BT-NH to GND when pressed/asserted to power system ON/OFE SLEPPE connects to button or similar to pull SLEPPE to GND when pressed/asserted to put system in sleep mode CARRIER STRY'S connects to enable of supplies that should be off in Seep mode such as VDD_3V3_SLP POWER DISAFRAGE Discharge circuit is implemented to bring carrier board main 5V3_A3V_LSV_B_A3V_SEEP and so when system is powered off or the mains suppliv is removed. Circuit also asserts VIN_PWIR_BADA when power is removed. Wake Event Pins I Audio Interrupt required, GPO20_AUD_INT pin is used If settend IN VARA Request to AP required, GPO13_ST_WAKE_AP pin is used If settend IN VARA Request to AP required, GPO13_ST_WAKE_AP pin is used If settend IN VARA Request to AP required, GPO13_ST_WAKE_AP pin is used If wodern Cold Boot Alert required, GPO13_MOMAP_READY pin is used If Wodern Cold Boot Alert required, GPO13_MOMAP_READY pin is used If CPO10_SEPANGE OF Interrupt required, GPO13_ST_WAKE_AP pin is used If CPO10_SEPANGE OF Interrupt required, GPO13_ST_WAKE_AP pin is used If CPO10_SEPANGE OF Interrupt required, GPO10_ST_WAKE_AP pin is used If CPO10_SEPANGE OF Interrupt required, GPO10_ST_WAKE_AP pin is used If CPO10_SEPANGE OF Interrupt required, GPO10_ST_WAKE_AP pin is used If CPO10_SEPANGE OF Interrupt required, GPO3_ST_WAKE_AP pin is used If Ambient/Proximity interrupt required, GPO3_ST_WAKE_AP pin is used If Though Inter	RESET_IN# to carrier board connects to system reset source(s) such as reset button, etc.	
SLEEP'R connects to button or similar to pull SLEEP'R to RND when pressed/asserted to put system in sleep mode ARRIER, STEP'R connects to enable of supplies that should be off in Sleep mode such as VDD_3V3_SLP POWER Discharge Discharge cross its implemented to bring carrier board main SV_3.3V_1.3V & 3.3V Sleep rails low when system is powered off or the main supply is removed. Circuit also asserts VIN_PWR_BADII when power is removed. Wake Event Pins I radio interrupt required, CPIO2D_AUD_INT pin is used If Leternal BT Wake Request to AP required, GPIO13_BT_MAKE_AP pin is used If Leternal BT Wake Request to AP required, GPIO13_WINDAAP_READY pin is used If Leternal BT Wake Request to Replication of the state of the stat	RESET_OUT# from Jetson TX1 connects to devices on carrier board that require reset during power-on	
CARRIER, ST8YE connects to enable of supplies that should be off in Sleep mode such as VDD_3V3_SLP Power Discharge Discharge drout is implemented to bring carrier board main 5V, 3.3V, 1.8V & 3.3V Sleep rails low when system is powered off or the main supply is removed. Circuit also asserts VM. PVR. BAD# when power is removed. Wake Event Plins If Audio interrupt required, GPIO2, AUD_INT pin is used If Audio interrupt required, GPIO2, AUD_INT pin is used If External BTV Make Request to AP required, GPIO13_BT_WAKE_AP pin is used If External BTV Make Request to AP required, GPIO13_BT_WAKE_AP pin is used If Modern to AR Ready required, GPIO17_MOMAZA_BEADV pin is used If Modern to AR Ready required, GPIO18_MOM_COLBBOOT pin is used If Modern to AR Ready required, GPIO18_MOM_COLBBOOT pin is used If OND CENTRAL PROPERTY REQUIRED, GPIO18_MOM_COLBBOOT pin is used If OND CENTRAL PROPERTY REQUIRED, GPIO18_MOM_COLBBOOT pin is used If Charging interrupt required, GPIO18_MOM_COLBBOOT pin is used If Charging interrupt required, GPIO18_MOM_COLBBOOT pin is used If Charging interrupt required, GPIO18_MOM_COLBBOOT pin is used If Ambient/Proximity Interrupt required, GPIO2_BALS_PROX_INT pin is used If Ambient/Proximity Interrupt required, GPIO2_BALS_PROX_INT pin is used If Ambient/Proximity Interrupt required, GPIO2_BALS_PROX_INT pin is used If Battery Low Warning required, GPIO2_BALS_PROX_INT pin is used If Battery Low Warning required, GPIO2_BALS_PROX_INT pin is used If Touch Controller interrupt required, GPIO2_MOM_AND pin is used If Touch Controller interrupt required, GPIO2_MOM_AND pin is used If States the substance of the pin	POWER_BTN# connects to button or similar to pull POWER_BTN# to GND when pressed/asserted to power system ON/OFF	
Discharge circuit is implemented to bring carrier board main 5V, 3.3V, 1.8V & 3.3V Sleep rails low when system is powered off or the mains supply is removed. Circuit also asserts VN PVR BADII when power is removed. Wake Event Pins If Audio Interrupt required, GPIO20, AUD_INT pin is used If External BT Wake Request to AP required, GPIO21, TWIAKE, AP pin is used If External BT Wake Request to AP required, GPIO21, WIFL, WAKE, AP pin is used If Modern to AP Ready required, GPIO17, MOMAZP, READY pin is used If Modern to AP Ready required, GPIO17, MOMAZP, READY pin is used If HOMICE Crequired, HOMI, CEC pin is used If HOMICE Crequired, HOMI, CEC pin is used If Power Bation On required, GPIO2, EXPO, INT pin is used If Power Bation On required, GPIO2, EXPO, INT pin is used If Power Bation On required, GPIO2, EXPO, INT pin is used If Sleep Request from carrier board required, SEEP# pin is used If Sleep Request from carrier board required, SEEP# pin is used If Sleep Request from carrier board required, SEEP# pin is used If Sleep Request from carrier board required, SEEP# pin is used If Sleep Request from carrier board required, SEEP# pin is used If Sleep Request from carrier board required, SEEP# pin is used If Power Bation On required, SEEP# pin is used If Power Bation Seet required, DEADY PROP pin is used If Primary Hoder wake Request to AP required, GPIO3, MOM, WAKE AP pin is used If Battery Low Warning required, BATIOWP pin is used If Touch Controller interrupt required, GPIO3, MOM, WAKE AP pin is used If Touch Controller interrupt required, GPIO3, MOM, WAKE AP pin is used If Touch Controller interrupt required, GPIO3, SEEP# pin is used If Touch Controller interrupt required, SPIO3, DIO4, INT pin is used If Touch Controller interrupt required, SPIO3, SEEP# pin is used If Touch Controller interrupt required, SPIO3, SEEP# pin is used If Touch Controller interrupt required, SPIO3, SEEP# pin is used If Touch Controller interrupt required, SPIO3, SEEP# pin is used If SEEP PROM SEEP PROM SEEP	SLEEP# connects to button or similar to pull SLEEP# to GND when pressed/asserted to put system in sleep mode	
Discharge circuit is implemented to bring carrier board main SV, 33V, 1.5W & 3.3W Sleep rails low when system is powered off or the main supply is removed. Circuit also asserts VIN, PWR, BADI# when power is removed. Make Event Pins I Audio Interrupt required, GPIO20, AUD_INT pin is used If External BI Visake Request to AP required, GPIO13, BT_WAKE_AP pin is used If External BI Visake Request to AP required, GPIO10, WIFI_WAKE_AP pin is used If Nodem to AP Redo, Yequired, GPIO17, MDMAZP, READY pin is used If Nodem to AP Redo, Yequired, GPIO17, MDMAZP, READY pin is used If Nodem to AP Redo, Yequired, GPIO18, MDM, COLDBOOT pin is used If GPIO Expander D Interrupt required, GPIO2, EXPO_INT pin is used If GPIO Expander D Interrupt required, GPIO2, EXPO_INT pin is used If SPOR Expander D Interrupt required, GPIO2, EXPO_INT pin is used If Charging Interrupt required, CHARGING# pin is used If Sever Results of ron carrier board required, SEPER pin is used If Ambient/Proximity Interrupt required, GPIO2, EXPO_INT pin is used If Ambient/Proximity Interrupt required, GPIO2, BAS_PROX_INT pin is used If HOMIN to Five Dester required, DPI_HPD pin is used If Battery Low Warning required, BATLOW# pin is used If Primary Modem Wake Request to AP required, GPIO3, MDM_WAKE_AP pin is used If Touch Controller interrupt required, GPIO3, TOUCH_INT pin is used If Touch Controller interrupt required, GPIO3, MOTION_INT pin is used If Touch Controller interrupt required, GPIO3, MOTION_INT pin is used USB/PEX/SATA Connections USB PEX/SATA Connections USB PEX/SATA Connections USB 10 from connector, if used, connects to leaston TX1 USB0_OTG ID pin USB 10 from connector, if used, connects to leaston TX1 USB0_OTG ID pin USB 10 from connector, if used, connects to leaston TX1 USB0_OTG ID pin USB 3.00 EXIVA- connected to TX1-y pins on USB 3.0 connector, Device, Hub, etc. [See Signal Terminations] BAGICTION INTERPRED INTERPRED INTERPRED INTERPRED INTERPRED INTERPRED INTERPRED INTERPRED INTERPRED	CARRIER_STBY# connects to enable of supplies that should be off in Sleep mode such as VDD_3V3_SLP	
Make Event Pins Wake Event Pins If Audio Interrupt required, GPIO20, AUD_INT pin is used If External BT Wake Request to AP required, GPIO13, BT, WAKE, AP pin is used If External BT Wake Request to AP required, GPIO13, BT, WAKE, AP pin is used If Modern to AP Ready required, GPIO17, MONIZAP, READY pin is used If Modern to AP Ready required, GPIO17, MONIZAP, READY pin is used If HOMICE required, HOMI, ECC pin is used If PIO18 Expander of Interrupt required, GPIO18, MONIZAP, READY pin is used If PIO28 EXPANDER OF Interrupt required, GPIO18, MONIZAP, READY pin is used If PO28 EXPANDER OF Interrupt required, GPIO18, MONIZAP, READY pin is used If PO28 EXPANDER OF Interrupt required, GPIO18, MONIZAP, PROX, INT pin is used If Power Button On required, PD PIN pin is used If Seep Request from carrier board required, SLEEP# pin is used If Seep Request from carrier board required, SLEEP# pin is used If HOMI HOT PIN property required, GPIO18, MONIZAP, PROX, INT pin is used If HOMI HOT PIN property required, DP1, HPD pin is used If HOMI HOT PIN property required, DP1, HPD pin is used If Formary Modern Wake Request to AP required, GPIO16, MDM, WAKE_AP pin is used If Prover Interrupt required, GPIO26, GPIO16, TIN pin is used If Prover Interrupt required, GPIO36, GPIO16, TIN pin is used If The Interrupt required, GPIO36, MONIXAP, PIN is used If The Interrupt required, GPIO36, MONIXAP, PIN is used If Seep Required to the Interrupt required, GPIO36, MONIXAP, PIN is used If Seep Required to the Interrupt required, GPIO36, MONIXAP, PIN is used If Seep Required to the Interrupt required, GPIO36, MONIXAP, PIN is used If Seep Repuired, BPIO36, GPIO36, MONIXAP, PIN is used If Seep Repuired, BPIO36, GPIO36, MONIXAP, PIN is used If Seep Repuired, BPIO36, GPIO36, MONIXAP, PIN is used If Seep Repuired, BPIO36, GPIO36, MONIXAP, PIN is used If Seep Repuired, BPIO36, GPIO36, MONIXAP, PIN is used to see a s	Power Discharge	
Made Event Pins	Discharge circuit is implemented to bring carrier board main 5V, 3.3V, 1.8V & 3.3V Sleep rails low when system is powered off or the	
If Audio Interrupt required, GPIO2D AUD. NT pin is used If External Wi H. Wake Request to AP required, GPIO13_BT_WAKE_AP pin is used If External Wi H. Wake Request to AP required, GPIO13_BT_WAKE_AP pin is used If Modern to AP Ready required, GPIO17_MONZAP_READY pin is used If Modern to AP Ready required, GPIO17_MONZAP_READY pin is used If HDMI CEC required, HDMI_CEC pin is used If HDMI CEC required, HDMI_CEC pin is used If PION Expander to Interrupt required, GPIO18_MON_APP_READY pin is used If PION Expander to Interrupt required, GPIO18_MON_APP_READY pin is used If PION Expander to Interrupt required, GPIO18_MON_APP_READY pin is used If Prover Button On required, POWER_BTNB pin is used If Steep Request from carrier board required, SLEEPH pin is used If Steep Request from carrier board required, SLEEPH pin is used If Steep Request from carrier board required, SLEEPH pin is used If HDMI HOT PIUE Detect required, DP1_HPD pin is used If HDMI HOT PIUE Detect required, DP1_HPD pin is used If HOWN HOT PIUE DETECT required, GPIO18_MON_WAKE_AP pin is used If Primary Modern Wake Request to AP required, GPIO16_MON_WAKE_AP pin is used If Motion Sensor interrupt required, GPIO3_MOTION_INT pin is used If Motion Sensor interrupt required, GPIO3_MOTION_INT pin is used If Motion Sensor interrupt required, GPIO3_MOTION_INT pin is used USBS PEX/SATA Connections USB 2.0 USBS 2.0 USBS 2.0 USBS 2.0 USBS 2.0 USBS 2.0 USBS 3.0	main supply is removed. Circuit also asserts VIN_PWR_BAD# when power is removed.	
If Audio Interrupt required, GPIO2D AUD. NT pin is used If External Wi H. Wake Request to AP required, GPIO13_BT_WAKE_AP pin is used If External Wi H. Wake Request to AP required, GPIO13_BT_WAKE_AP pin is used If Modern to AP Ready required, GPIO17_MONZAP_READY pin is used If Modern to AP Ready required, GPIO17_MONZAP_READY pin is used If HDMI CEC required, HDMI_CEC pin is used If HDMI CEC required, HDMI_CEC pin is used If PION Expander to Interrupt required, GPIO18_MON_APP_READY pin is used If PION Expander to Interrupt required, GPIO18_MON_APP_READY pin is used If PION Expander to Interrupt required, GPIO18_MON_APP_READY pin is used If Prover Button On required, POWER_BTNB pin is used If Steep Request from carrier board required, SLEEPH pin is used If Steep Request from carrier board required, SLEEPH pin is used If Steep Request from carrier board required, SLEEPH pin is used If HDMI HOT PIUE Detect required, DP1_HPD pin is used If HDMI HOT PIUE Detect required, DP1_HPD pin is used If HOWN HOT PIUE DETECT required, GPIO18_MON_WAKE_AP pin is used If Primary Modern Wake Request to AP required, GPIO16_MON_WAKE_AP pin is used If Motion Sensor interrupt required, GPIO3_MOTION_INT pin is used If Motion Sensor interrupt required, GPIO3_MOTION_INT pin is used If Motion Sensor interrupt required, GPIO3_MOTION_INT pin is used USBS PEX/SATA Connections USB 2.0 USBS 2.0 USBS 2.0 USBS 2.0 USBS 2.0 USBS 2.0 USBS 3.0	Wake Event Pins	
If External INT Wake Request to AP required, GPIO13_RT_WAKE, AP pin is used If Modern to AP Ready required, GPIO12_MDMZAP_READY pin is used If Modern to AP Ready required, GPIO13_MDMZAP_READY pin is used If Modern to AP Ready required, GPIO13_MDMZAP_READY pin is used If Modern to AP Ready required, GPIO13_MDMZAP_READY pin is used If CPIO12_MDMZAP_CREADY pin is used If Charging Interrupt required, GPIO13_MDMZAP_CREADY pin is used If Charging Interrupt required, CPIO13_MDMZAP_CREADY pin is used If Ambient/Proximity Interrupt required, GPIO13_MDMZAP_READY pin is used If Ambient/Proximity Interrupt required, GPIO13_MDMZAP_READY pin is used If Battery Low Warning required, BATLOWN pin is used If Pointary Modern Wake Request to AP required, GPIO13_MDMZAP_CREADY pin is used If Torouch Controller Interrupt required, GPIO3_MOTION_INT pin is used If Torouch Controller Interrupt required, GPIO3_MOTION_INT pin is used If Torouch Controller Interrupt required, GPIO3_MOTION_INT pin is used USBS/PEX/SATA Connected to QPIO3_MOTION_INT pin is used USBS/PEX/SATA Connected to TWS recovery at a minimum USBS/PEX/SATA Connected to TWS recovery at a minimum USBS OF MOTION CONNECTED READY pins on USB 3.0 connector, Device, Hub, etc. USB 3.00 USB		
If External Wi-Fi Wake Request to AP required, GPIO10, WIFL WAKE, AP pin is used If Modem to AP Ready required, GPIO17_MDM2AP_READY pin is used If Modem to AP Ready required, GPIO18_MDM_COLBBOOT pin is used If Modem Cold Boot Alert required, CPIO18_MDM_COLBBOOT pin is used If DOWNED COLBBOOT PIN SUBJECT TO THE PROVINCE OF THE PR		
If Modem to AP Ready required, GPIO17_MOMZAP_READY pin is used If Modem Cold Boot Alert required, GPIO18_MDM_COLDBOOT pin is used If Modem Cold Boot Alert required, GPIO18_MDM_COLDBOOT pin is used If GPIOE Expander O Interrupt required, GPIO2_EXPO_INT pin is used If GPIOE Expander O Interrupt required, GPIO2_EXPO_INT pin is used If Charging Interrupt required, CHARGINGR pin is used If Charging Interrupt required, CHARGINGR pin is used If Selep Request from carrier board required, SELEP pin is used If Ambient/Proximity Interrupt required, GPIO8_ALS_PROX_INT pin is used If Ambient/Proximity Interrupt required, DPIO_HDP pin is used If Ambient/Proximity Interrupt required, GPIO8_ALS_PROX_INT pin is used If Primary Modem Wake Request to AP required, GPIO15_MDM_WAKE_AP pin is used If Primary Modem Wake Request to AP required, GPIO15_MDM_WAKE_AP pin is used If Motion Sensor Interrupt required, GPIO6_SOM_MOTION_INT pin is used If Motion Sensor Interrupt required, GPIO6_SOM_MOTION_INT pin is used USBA/PEX/SATA Connections USB 2.0 USB0 Available to be used as device for USB recovery at a minimum USB0 If from connector, if used, connects to Jetson TX1 USB0_OTG_ID pin VBUS from connector, onects to load switch (if host supported) and USB0_VBUS_DET pin on Jetson TX1 (100kΩ resistor to GND required) Any FMI/ESD devices used are suitable for USB High-speed USB 3.0 USB		
If Modern Cold Boot Alert required, GPIOLB, MDM, COLDBOOT pin is used If CHOM CEST period, PIOM, LEGE pin is used If CPIOLE Spander O Interrupt required, GPIO_EXPO_INT pin is used If CPIOLE Spander O Interrupt required, GPIO_EXPO_INT pin is used If Charging Interrupt required, ARGINGRIGH pin is used If Sleep Request from Carrier board required, SLEEP# pin is used If Ambient/Proximity Interrupt required, GPIO_EXPO_INT pin is used If HOMI HOT PIUD Detect required, DPI_I. PID pin is used If HOMI HOT PIUD DETECT required, DPI_I. PID pin is used If Primary Modern Wake Request to AP required, GPIOLE, MDM, WAKE_AP pin is used If Primary Modern Wake Request to AP required, GPIOLE, MDM, WAKE_AP pin is used If rouch Controller Interrupt required, GPIO_ENDTION_INT pin is used If Substance in Interrupt required, GPIO_ENDTION_INT pin is used If Substance in Interrupt required, GPIO_ENDTION_INT pin is used If Substance in Interrupt required, GPIO_ENDTION_INT pin is used If Motion Sensor Interrupt required, GPIO_ENDTION_INT pin is used USB_2.0 USB		
If HDML CEC required, HDML CEC pin is used If GPIO Expander O Interrupt required, GPIO_EXPO_INT pin is used If Charging interrupt required, GPIO_EXPO_INT pin is used If Charging interrupt required, CHARGINGE pin is used If Selep Request from carrier board required, SEEPH pin is used If Ambient/Proximity Interrupt required, GPIO8_ALS_PROX_INT pin is used If Ambient/Proximity Interrupt required, GPIO8_ALS_PROX_INT pin is used If HDMI HOT IPD Detect required, DP1_HPD pin is used If Portinary Modern Wake Request to AP required, GPIO16_MDM_WAKE_AP pin is used If Primary Modern Wake Request to AP required, GPIO16_MDM_WAKE_AP pin is used If Primary Modern Wake Request to AP required, GPIO16_MDM_WAKE_AP pin is used If Motion Sensor Interrupt required, GPIO6_MOTION_INT pin is used If Motion Sensor Interrupt required, GPIO6_MOTION_INT pin is used USBS/PEX/SATA Connections USB 2.0 USBO available to be used as device for USB recovery at a minimum USB ID from connector, if used, connects to lestson TX1 USBO_OTG_ID pin VBUS from connector, if used, connects to lestson TX1 USBO_OTG_ID pin VBUS from connector, if used, connects to lestson TX1 USBO_OTG_ID pin VBUS from connector, if used, connects to lestson TX1 USBO_OTG_ID pin VBUS SSO RX+/- connected to RX+/- pins on USB 3.0 connector, Device, Hub, etc. USB 3.00 USB		
If GPIOE Expander O Interrupt required, GPIO_EXPO_INT pin is used If Power Button On required, POWER_BTN# pin is used If Sleep Request from carrier board required, SEEP# pin is used If Abbient/Proximity Interrupt required, GPIO_BAS_SERVA, INT pin is used If Abbient/Proximity Interrupt required, GPIO_BAS_PROX_INT pin is used If HDMH Hot Plug Detect required, DPI_HPD pin is used If Battery Low Warning required, BATLOW# pin is used If Primary Modern Wake Request to AP required, GPIO_BMDM_WAKE_AP pin is used If Trouch Controller Interrupt required, GPIO_MOTION_INT pin is used If Wotion Sensor Interrupt required, GPIO_MOTION_INT pin is used If Motion Sensor Interrupt required, GPIO_BMOTION_INT pin is used USB_PEX/SATA Connections USB_2.0 USB 2.0 USB 3.0 USB 2.0 USB 2.0 USB 2.0 USB 2.0 USB 2.0 USB 2.0 USB 3.0 USB 2.0 US		
If Power Button On required, POWER, BTNP pin is used If Charging Interrupt required, CHARGING# pin is used If Sleep Request from carrier board required, SLEEP# pin is used If Ambient/Proximity Interrupt required, GPIOB ALS_PROX_INT pin is used If Ambient/Proximity Interrupt required, GPIOB ALS_PROX_INT pin is used If HADMI HOT IPD Detect required, DPL_HPD pin is used If Primary Mode Make Request to AP required, GPIO16_MDM_WAKE_AP pin is used If Firmary Mode Make Request to AP required, GPIO16_MDM_WAKE_AP pin is used If Touch Controller Interrupt required, GPIO0_MINT pin is used If Motion Sensor Interrupt required, GPIO0_MINT pin is used If Motion Sensor Interrupt required, GPIO0_MINT pin is used USBB /PEX_SATA Connections USBB 2.0 USBB 0.0 USBB 0.0 USB 10 from connector, if used, connects to Jeston TX1 USBO_OTG D pin VBUS from connector, if used, connects to Jeston TX1 USBO_OTG D pin VBUS from connector, onects to load switch (if host supported) and USBO_VBUS_DET pin on Jetson TX1 (100kΩ resistor to GND required) Any EMI/ESD devices used are suitable for USB High-speed USB 3.0 USB 3.0 USB 3.0 USB SSO RX+/- connected to RX+/- pins on USB 3.0 connector, Device, Hub, etc. USB SSO RX+/- connected to TX+/- pins on USB 3.0 connector, Device, Hub, etc. USB SSO RX+/- connected to TX+/- pins on USB 3.0 connector, Device, Hub, etc. USB SSO RX+- solved to TX+/- pins on USB SSI x, PEXI x or STAT See Signal Terminations) See USB 3.0 section for Common Mode Choke requirements if this is required. TDK ACM2012D-900-2P device is recommended PCICE PCIC Controller #1 (x1) PCIC PCIC Controller #1 (x1) PCIC PCIC Connected to corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) Reference clock used for PCIC Controller #1 are PEXI_CLKEQ# & PEXI_RST# (See Signal Terminations) Reference clock used for PCIC Controller #1 are PEXI_CLKEQ# & PEXI_RST# (See Signal Terminations) PCIC Controller #0 (up to x4) PCIC Controller #0 (up to x4) PCIC Controller #0 (up to		
If Charging Interrupt required, CHARGING# pin is used If Sleep Request from carrier board required, SLEEP# pin is used If Ambient/Proximity Interrupt required, SPIOS_ALS_PROX_INT pin is used If HDMH HOt Plug Detect required, PT1_HPD pin is used If Battery Low Varning required, BATLOW# pin is used If Primary Modern Wake Request to AP required, GPIO15_MDM_WAKE_AP pin is used If Frouch Controller Interrupt required, GPIO3_MOTION_INT pin is used If Motion Sensor Interrupt required, GPIO3_MOTION_INT pin is used If Motion Sensor Interrupt required, GPIO3_MOTION_INT pin is used If Motion Sensor Interrupt required, GPIO3_MOTION_INT pin is used If Motion Sensor Interrupt required, GPIO3_MOTION_INT pin is used USB_PEX/SATA Connections USB_2.0 USB_2.0 USB_2.0 USB_2.0 USB_3.0 US	If Power Button On required, POWER BTN# pin is used	
If Sleep Request from carrier board required, SLEPP pin is used ff Ambient/Proximity Interrupt required, GPIOS_ALS_PROX_INT pin is used if Ambient/Proximity Interrupt required, GPIOS_ALS_PROX_INT pin is used if Battery Low Warning required, BATLOW# pin is used if Primary Modem Wake Request to AP required, GPIOS_MDM_WAKE_AP pin is used if Touch Controller Interrupt required, GPIOS_OND_INT pin is used if Motion Sensor Interrupt required, GPIOS_OND_INT pin is used if Motion Sensor Interrupt required, GPIOS_MOTION_INT pin is used USBS_PEX/SATA Connections USB 2.0 USB 2.0 USB Wallable to be used as device for USB recovery at a minimum USB ID from connector, if used, connects to Jesusor TX1 USBO_OTG_ID pin WBUS from connector connects to load switch (if host supported) and USBO_VBUS_DET pin on Jetson TX1 (100kΩ resistor to GND required) Any EMI/ESD devices used are suitable for USB High-speed USB 3.0 USB SSO_RX+/- connected to TX+/- pins on USB 3.0 connector, Device, Hub, etc. USB SSO_RX+/- connected to TX+/- pins on USB 3.0 connector, Device, Hub, etc. (See Signal Terminations) Additional USB 3.0 interfaces taken from USB_SSI_x, PEXI_x or SATA (See Signal Terminations) Additional USB 3.0 interfaces taken from USB_SSI_x, PEXI_x or SATA (See Signal Terminations) Additional USB 3.0 section for Cemmon Mode Choke requirements if this is required. TDK ACM20120-900-2P device is recommended See USB 3.0 section for ESD requirements. SEMTECH ESD Relamp0524p device is recommended PCICE PCICE Controller #1 (x1) PEXI used for 3.3V single-lane device/connector TX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) RC-cap are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) PCICE Controller #10 (up to x4) PEXO, USB SSI used for 3.3V -lane device/connector TX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) RC-		
If Ambient/Proximity Interrupt required, GPIO8_ALS_PROX_INT pin is used If HDMI HD Plug Detect required, DPI_HDD pin is used If Primary Modem Wake Request to AP required, GPIO16_MDM_WAKE_AP pin is used If Primary Modem Wake Request to AP required, GPIO16_MDM_WAKE_AP pin is used If Touch Controller Interrupt required, GPIO6_TOUCH_INT pin is used If Motion Sensor Interrupt required, GPIO6_TOUCH_INT pin is used If Motion Sensor Interrupt required, GPIO6_TOUCH_INT pin is used ISB_PEX/SATA Connections USB_PEX/SATA Connections USB_OPEX/SATA Connections USB_OPEX/SATA Connects of Interrupt required, GPIO6_TOUCH_INT pin is used USB_OPEX/SATA Connections USB_OPEX/SATA Connects of Interrupt required, GPIO6_TOUCH_INT pin is used USB_OPEX/SATA Connected on Interrupt required, GPIO6_TOUCH_INT pin is used USB_OPEX/SATA Connected on Interrupt required, GPIO6_TOUCH_INT pin is used USB_OPEX/SATA Connected on Interrupt required pin interrupt p	If Sleep Request from carrier board required, SLEEP# pin is used	
If HDMI Hot Plug Detect required, DP1_HPD pin is used If Statery Low Warning required, BATLOW® pin is used If Primary Modem Wake Request to AP required, GPI016_MDM_WAKE_AP pin is used If Touch Controller Interrupt required, GPI06_TOUCH_INT pin is used If Motion Sensor Interrupt required, GPI06_TOUCH_INT pin is used WSB/PEX/SATA Connections USB 2.0 USB 2.0 USB 0 available to be used as device for USB recovery at a minimum USB ID from connector, if used, connects to Jetson TX1 USB0_OTG_ID pin WSUS from connector, if used, connects to Jetson TX1 USB0_OTG_ID pin WSUS from connector connects to load switch (if host supported) and USB0_VBUS_DET pin on Jetson TX1 (100kΩ resistor to GND required) Any EMI/ESD devices used are suitable for USB High-speed USB_SS0_RX+/—connected to RX+f- pins on USB_3.0 connector, Device, Hub, etc. USB_SS0_RX+f—connected to TX+f- pins on USB_3.0 connector, Device, Hub, etc. USB_SS0_RX+f—connected to TX+f- pins on USB_3.0 connector, Device, Hub, etc. USB_SS0_RX+f—connected to TX+f- pins on USB_3.0 connector, Device, Hub, etc. USB_SS0_RX+f—connected to TX+f- pins on USB_3.0 connector, Device, Hub, etc. USB_SS0_RX+f—connected to TX+f- pins on USB_SS1_x, PX1_x or SATA (See Signal Terminations) Additional USB_3.0 interfaces taken from USB_SS1_x, PX1_x or SATA (See Signal Terminations) Additional USB_3.0 interfaces taken from USB_SS1_x, PX1_x or SATA (See Signal Terminations) PCDE PCD		
If Frimary Modem Wake Request to AP required, GPIO16_MDM_WAKE_AP pin is used If Touch Controller Interrupt required, GPIO6_TOUCH_INT pin is used WSB /PEX/SATA Connections USB 2.0 USB 2.0 USB 2.0 USB USB / SATA Connector it used, connects to Jetson TX1 USB0_OTG_ID pin WBUS from connector, if used, connects to Jetson TX1 USB0_OTG_ID pin WBUS from connector connects to load switch (if host supported) and USB0_VBUS_DET pin on Jetson TX1 (100kΩ resistor to GND required) AND KEMISTO devices used are suitable for USB High-speed USB 3.0 USB SS0_TX+/- connected to RX+/- pins on USB 3.0 connector, Device, Hub, etc. USB SS0_TX+/- connected to TX+/- pins on USB 3.0 connector, Device, Hub, etc. (See Signal Terminations) Additional USB 3.0 interfaces taken from USB_SS1_x, PEX1_x or SATA (See Signal Terminations) Additional USB 3.0 interfaces taken from USB_SS1_x, PEX1_x or SATA (See Signal Terminations) See USB 3.0 section for Common Mode Choke requirements if this is required. TDK ACM2012D-900-2P device is recommended See USB 3.0 section for ESD requirements. SEMTECH ESD Relamp0524p device is recommended PCIE Controller #1 (x1) PEX1 used for 3.3V single-lane device/connector TX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) RR4-/- connected to corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) RR4-/- connected to Corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) RR4-/- connected to Corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) RR4-/- connected to Corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) RR4-/- connected to Corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) PCICE Controller #1 (u) up to x4 PEXO USB SS1 used for 3.3V single-lane device/connector TX+/- connected to corresponding pins on connector, or TX+/	If HDMI Hot Plug Detect required, DP1 HPD pin is used	
If Frimary Modem Wake Request to AP required, GPIO16_MDM_WAKE_AP pin is used If Touch Controller Interrupt required, GPIO6_TOUCH_INT pin is used WSB /PEX/SATA Connections USB 2.0 USB 2.0 USB 2.0 USB USB / SATA Connector it used, connects to Jetson TX1 USB0_OTG_ID pin WBUS from connector, if used, connects to Jetson TX1 USB0_OTG_ID pin WBUS from connector connects to load switch (if host supported) and USB0_VBUS_DET pin on Jetson TX1 (100kΩ resistor to GND required) AND KEMISTO devices used are suitable for USB High-speed USB 3.0 USB SS0_TX+/- connected to RX+/- pins on USB 3.0 connector, Device, Hub, etc. USB SS0_TX+/- connected to TX+/- pins on USB 3.0 connector, Device, Hub, etc. (See Signal Terminations) Additional USB 3.0 interfaces taken from USB_SS1_x, PEX1_x or SATA (See Signal Terminations) Additional USB 3.0 interfaces taken from USB_SS1_x, PEX1_x or SATA (See Signal Terminations) See USB 3.0 section for Common Mode Choke requirements if this is required. TDK ACM2012D-900-2P device is recommended See USB 3.0 section for ESD requirements. SEMTECH ESD Relamp0524p device is recommended PCIE Controller #1 (x1) PEX1 used for 3.3V single-lane device/connector TX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) RR4-/- connected to corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) RR4-/- connected to Corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) RR4-/- connected to Corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) RR4-/- connected to Corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) RR4-/- connected to Corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) PCICE Controller #1 (u) up to x4 PEXO USB SS1 used for 3.3V single-lane device/connector TX+/- connected to corresponding pins on connector, or TX+/	If Battery Low Warning required, BATLOW# pin is used	
If Touch Controller Interrupt required, GPIO_TOUCH_INT pin is used If Motion Sensor Interrupt required, GPIO_MOTION_INT pin is used USB (PEX/SATA Connections USB 2.0 USB0 available to be used as device for USB recovery at a minimum USB ID from connector, if used, connects to Jetson TX1 USB0_OTG_ID pin WSBUS from connector, if used, connects to Jetson TX1 USB0_OTG_ID pin WSBUS from connector connects to load switch (if host supported) and USB0_VBUS_DET pin on Jetson TX1 (100kΩ resistor to GND required) Any EMI/ESD devices used are suitable for USB High-speed USB 3.0 USB 350 USB 350 USB 350 USB 350 SSD_EX+/- connected to RX+/- pins on USB 3.0 connector, Device, Hub, etc. USB SSD_TX+/- connected to RX+/- pins on USB 3.0 connector, Device, Hub, etc. USB 3.0 section for Common Mode Choke requirements if this is required. TDK ACM2012D-900-2P device is recommended See USB 3.0 section for Common Mode Choke requirements if this is required. TDK ACM2012D-900-2P device is recommended See USB 3.0 section for ESD requirements. SEMTECH ESD Rclamp0524p device is recommended PCIC Controller #1 [x1] PEX1 used for 3.3V single-lane device/connector TX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) RR4+/- connected to corresponding pins on connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCIe Controller #1 are PEX1_CLKREQ# & PEX1_RST# (See Signal Terminations) PEX0 USB_SSS_USB_SSS_USB_CR4 = QUE CONTROLLER = QUE Controller #1 are PEX1_CLKREQ# & PEX1_RST# (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier boar		
If Motion Sensor Interrupt required, GPIO9_MOTION_INT pin is used USB (PEX/SATA Connections) USB 2.0 USB 2.0 USB (SB) available to be used as device for USB recovery at a minimum USB ID from connector, if used, connects to Jetson TX1 USB0_OTG_ID pin VBUS from connector connects to load switch (if host supported) and USB0_VBUS_DET pin on Jetson TX1 (100kΩ resistor to GND required) Any EMI/ESD devices used are suitable for USB High-speed USB 3.0 USB 3.0 USB SS0_TX+/- connected to TX+/- pins on USB 3.0 connector, Device, Hub, etc. USB SS0_TX+/- connected to TX+/- pins on USB SS1_x, PEX1_x or SATA (See Signal Terminations) Additional USB 3.0 interfaces taken from USB_SS1_x, PEX1_x or SATA (See Signal Terminations) See USB 3.0 section for Common Mode Choke requirements if this is required. TDK ACM2012D-900-2P device is recommended See USB 3.0 section for ESD requirements. SEMTECH ESD Relamp0524p device is recommended PCICE PCIC Controller #1 (x1) PEX1 used for 3.3V single-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) RReference clock used for PCIe Controller #1 (single-lane PCIe interface) is PEX1_REFCIK+/- Clock Request & Reset for PCIe Controller #1 are PEX1_CLKREQ# & PEX1_RST# (See Signal Terminations) PCR Controller #0 (up to x4) PEX0 used for 3.3V single-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+- connected to corresponding pins on connector or one device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or RX+/- on device on		
USB D 2.0 USB Q available to be used as device for USB recovery at a minimum USB ID from connector, if used, connects to Jetson TX1 USBQ_OTG_ID pin WBUS from connector connects to load switch (if host supported) and USBQ_VBUS_DET pin on Jetson TX1 (100kΩ resistor to GND required) Any EMI/ESD devices used are suitable for USB High-speed USB 3.0 USB SSO_RX+/- connected to RX+/- pins on USB 3.0 connector, Device, Hub, etc. USB_SSO_TX+/- connected to TX+/- pins on USB 3.0. connector, Device, Hub, etc. USB_SSO_TX+/- connected to TX+/- pins on USB_SSI_X_PEXI_X or SATA (See Signal Terminations) Additional USB_SO_interfaces taken from USB_SSI_X_PEXI_X or SATA (See Signal Terminations) See USB 3.0 section for Common Mode Choke requirements if this is required. TDK ACM2012D-900-2P device is recommended See USB 3.0 section for ESD requirements. SEMTECH ESD Relamp0524p device is recommended PCIE PCIE PCIE PCIE PCIE Controller #1 (x1) PEX1 used for 3.3V single-lane device/connector TX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCIe Controller #1 (single-lane PCIe interface) is PEX1_REFCLK+/- Clock Request & Reset for PCIe Controller #1 (single-lane PCIe interface) is PEX1_REFCLK+/- Clock Request & Reset for PCIe Controller #1 (single-lane PCIe interface) is PEX1_REFCLK+/- Clock Request & Reset for PCIe Controller #1 (single-lane PCIe interface) is PEX1_REFCLK+/- Clock Request & Reset for PCIe Controller #1 (single-lane PCIe interface) is PEX1_REFCLK+/- Clock Request & Reset for PCIe Controller #10 (Up to x4) PEX0_USB_SS1_PEX2_& PEX_RFU used for 3.3V 4-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) Reference clock used for PCIe Controller #0 (Up to x4 lane PCIe interface) is PEX0_REFCLK+/- Clock Request & Rese		
USB 0 available to be used as device for USB recovery at a minimum USB 1D from connector, if used, connects to Jetson TX1 USB0_OTG_ID pin VBUS from connector connects to load switch (if host supported) and USB0_VBUS_DET pin on Jetson TX1 (100kΩ resistor to GND required) Any EMI/ESD devices used are suitable for USB High-speed USB 3.0 USB_SS0_RX+/- connected to RX+/- pins on USB 3.0 connector, Device, Hub, etc. USB_SS0_TX+/- connected to TX+/- pins on USB 3.0 connector, Device, Hub, etc. (See Signal Terminations) Additional USB 3.0 interfaces taken from USB_SS1_x, PEX1_x or SATA (See Signal Terminations) See USB 3.0 section for Common Mode Choke requirements if this is required. TDK ACM/2012D-900-2P device is recommended See USB 3.0 section for ESD requirements. SEMTECH ESD Rclamp0524p device is recommended PCIC PCIC PCIC PCIC Controller #1 (x1) PEX1 used for 3.3V single-lane device/connector, or RX+/- on device on carrier board (See Signal Terminations) RR+/- connected to corresponding pins on connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) RReference clock used for PCIC Controller #1 (single-lane PCIe interface) is PEX1_REFCLK+/- Clock Request & Reset for PCIC Controller #1 are PEX1_CLKREQ# & PEX1_REFCLK+/- Clock Request & Reset for PCIC controller #1 are PEX1_CLKREQ# & PEX1_REFCLK+/- Clock Request & Reset for PCIC controller #0 are Device on carrier board (See Signal Terminations) RR+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RR+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RR+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RR+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RR-(
USB ID from connector, if used, connects to Jetson TX1 USB0_OTG_ID pin USB ID from connector, if used, connects to Jetson TX1 USB0_OTG_ID pin WSUS from connector connects to load switch (if host supported) and USB0_VBUS_DET pin on Jetson TX1 (100kΩ resistor to GND required) Any EMI/ESD devices used are suitable for USB High-speed USB 3.0 USB_SS0_RX+/- connected to RX+/- pins on USB 3.0 connector, Device, Hub, etc. USB_SS0_RX+/- connected to TX+/- pins on USB 3.0 connector, Device, Hub, etc. (See Signal Terminations) Additional USB 3.0 interfaces taken from USB_SS1_x, PEX1_x or SATA (See Signal Terminations) See USB 3.0 section for Common Mode Choke requirements if this is required. TDK ACM2012D-900-2P device is recommended See USB 3.0 section for ESD requirements. SEMTECH ESD Rclamp0524p device is recommended See USB 3.0 section for ESD requirements. SEMTECH ESD Rclamp0524p device is recommended PCIe PCIe Controller #1 (x1) PEX1 used for 3.3V single-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) PCIe Controller #1 (x1) [sigle-lane PCIe interface] is PEX1_REFICH*/- Clock Request & Reset for PCIe Controller #1 are PEX1_CLKREQ# & PEX1_RST# (See Signal Terminations) PCIE Controller #0 (up to x4) PEX0 used for 3.3V single-lane device/connector PEX0 used for 3.3V single-lane device/connector on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) RX+/- conne	• •	
USB ID from connector, if used, connects to Jetson TX1 USB0_OTG_ID pin VBUS from connector connects to load switch (if host supported) and USB0_VBUS_DET pin on Jetson TX1 (100kΩ resistor to GND required) Any EMI/ESD devices used are suitable for USB High-speed USB 3.0 USB SS0_RX+/- connected to RX+/- pins on USB 3.0 connector, Device, Hub, etc. USB_SS0_TX+/- connected to TX+/- pins on USB 3.0 connector, Device, Hub, etc. USB_SS0_TX+/- connected to TX+/- pins on USB SS1_x, PEX1_x or SATA (See Signal Terminations) Additional USB 3.0 interfaces taken from USB_SS1_x, PEX1_x or SATA (See Signal Terminations) See USB 3.0 section for Common Mode Choke requirements if this is required. TDK ACM2012D-900-2P device is recommended See USB 3.0 section for ESD requirements. SEMTECH ESD Rclamp0524p device is recommended PCIE PCIE Controller #1 (x1) PEX1 used for 3.3V single-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) RR-Ference clock used for PCIe Controller #1 (single-lane PCIe interface) is PEX1_REFCLK+/- Clock Request & Rest for PCIe Controller #1 are PEX1_CLKREQ# & PEX1_RST# (See Signal Terminations) PCIC Controller #0 (Up to x4) PEX0 used for 3.3V single-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding		
VBUS from connector connects to load switch (if host supported) and USB0_VBUS_DET pin on Jetson TX1 (100kΩ resistor to GND required) Any EMI/ESD devices used are suitable for USB High-speed USB 3.0 USB_SS0_RX+/- connected to RX+/- pins on USB 3.0 connector, Device, Hub, etc. USB_SS0_TX+/- connected to TX+/- pins on USB 3.0 connector, Device, Hub, etc. USB_SS0_TX+/- connected to TX+/- pins on USB_SS1_x, PEX1_x or SATA (See Signal Terminations) Additional USB 3.0 interfaces taken from USB_SS1_x, PEX1_x or SATA (See Signal Terminations) See USB 3.0 section for Common Mode Choke requirements if this is required. TDK ACM2012D-900-2P device is recommended See USB 3.0 section for ESD requirements. SEMTECH ESD Rclamp0524p device is recommended PCIE PCIE Controller #1 (x1) PEX1 used for 3.3V single-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) Reference clock used for PCIe Controller #1 (single-lane PCIe interface) is PEX1_REFCLK+/- Clock Request & Reset for PCIe Controller #1 are PEX1_CLKREQ# & PEX1_RST# (See Signal Terminations) PCIC Controller #0 (up to x4) PCIC Controller #1 used for 3.3V 2-lane device/connector TX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) PCIC Controller #1 used for 3.3V 4-lane device/connector TX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations)		
Any EMI/ESD devices used are suitable for USB High-speed USB 3.0 USB 3.0 RX+/- connected to TX+/- pins on USB 3.0 connector, Device, Hub, etc. USB 3.0 section for TX+/- pins on USB 3.0 connector, Device, Hub, etc. (See Signal Terminations) Additional USB 3.0 interfaces taken from USB SS1 x, PEX1 x or SATA (See Signal Terminations) See USB 3.0 section for Common Mode Choke requirements if this is required. TDK ACM2012D-900-2P device is recommended See USB 3.0 section for ESD requirements. SEMTECH ESD Rclamp0524p device is recommended PCIE PCIE PCIE Controller #1 (x1) PEX1 used for 3.3V single-lane device/connector TX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCIe Controller #1 (single-lane PCIe interface) is PEX1_REFCLK+/- Clock Request & Reset for PCIe Controller #1 are PEX1_CLKREQ# & PEX1_RST# (See Signal Terminations) PEX0 used for 3.3V single-lane device/connector PEX0 used for 3.3V single-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) RX+/- connected for PCIe Controller #0 up to take the pCIe interface) is PEX0_REFCLK+/- Clock Request & Reset for PCIe Controller #0 are PEX0_LKREQ# & PEX0		
Any EMI/ESD devices used are suitable for USB High-speed USB		
USB 3.0 USB_SSO_RX+/- connected to RX+/- pins on USB 3.0 connector, Device, Hub, etc. USB_SSO_TX+/- connected to TX+/- pins on USB 3.0 connector, Device, Hub, etc. (See Signal Terminations) Additional USB 3.0 interfaces taken from USB_SSI_X, PEX1_X or SATA (See Signal Terminations) See USB 3.0 section for Common Mode Choke requirements if this is required. TDK ACM2012D-900-2P device is recommended See USB 3.0 section for ESD requirements. SEMTECH ESD Rclamp0524p device is recommended PCIE PCIE Controller #1 (x1) PEX1 used for 3.3V single-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCIe Controller #1 (single-lane PCIe interface) is PEX1_REFCLK+/- Clock Request & Reset for PCIe Controller #1 are PEX1_CLKREQ# & PEX1_RST# (See Signal Terminations) PCIE Controller #0 (up to x4) PEX0 used for 3.3V single-lane device/connector PEX0 & USB_SS1_yEX2 & PEX_RFU used for 3.3V 4-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected for Controller #0 (up to x4 lane PCIe interface) is PEX0_REFCLK+/- Clock Request & Reset for PCIe Controller #0 (up to x4 lane PCIe interface) is PEX0_REFCLK+/-	•	
USB_SSO_RX+/- connected to RX+/- pins on USB 3.0 connector, Device, Hub, etc. USB_SSO_TX+/- connected to TX+/- pins on USB 3.0 connector, Device, Hub, etc. (See Signal Terminations) Additional USB 3.0 interfaces taken from USB_SS1_x, PEX1_x or SATA (See Signal Terminations) See USB 3.0 section for Common Mode Choke requirements if this is required. TDK ACM2012D-900-2P device is recommended See USB 3.0 section for ESD requirements. SEMTECH ESD Rclamp0524p device is recommended PCIE PCIE PCIE PCIE PCIE CONTroller #1 (x1) PEX1 used for 3.3V single-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCIe Controller #1 (single-lane PCIe interface) is PEX1_REFCLK+/- Clock Request & Reset for PCIe Controller #1 are PEX1_CLKREQ# & PEX1_RST# (See Signal Terminations) PCIC Controller #0 (up to x4) PEX0 used for 3.3V single-lane device/connector PEX0, USB_SS1 used for 3.3V 2-lane device/connector PEX0, USB_SS1, PEX2 & PEX_RFU used for 3.3V 4-lane device/connector TX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) RReference clock used for PCIe Controller #0 (Up to x4 lane PCIe interface) is PEX0_REFCLK+/- Clock Request & Reset for PCIe Controller #0 are PEX0_CLKREQ# & PEX0_REFCLK+/- Clock Request & Reset for PCIe Controller #0 are PEX0_CLKREQ# & PEX0_REFCLK+/-		
USB_SSO_TX+/- connected to TX+/- pins on USB 3.0 connector, Device, Hub, etc. (See Signal Terminations) Additional USB 3.0 interfaces taken from USB_SS1_x, PEX1_x or SATA (See Signal Terminations) See USB 3.0 section for Common Mode Choke requirements if this is required. TDK ACM2012D-900-2P device is recommended See USB 3.0 section for ESD requirements. SEMTECH ESD Rclamp0524p device is recommended PCIe PCIe PCIe Controller #1 (x1) PEX1 used for 3.3V single-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) RX+/- connected for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCIe Controller #1 (single-lane PCIe interface) is PEX1_REFCLK+/- Clock Request & Reset for PCIe Controller #1 are PEX1_CLKREQ# & PEX1_RST# (See Signal Terminations) PCIE Controller #0 (up to x4) PEX0 used for 3.3V single-lane device/connector PEX0, USB_SS1, PEX2 & PEX_RFU used for 3.3V 4-lane device/connector PEX0, USB_SS1, PEX2 & PEX_RFU used for 3.3V 4-lane device/connector TX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) RReference clock used for PCIe Controller #0 (Up to x4 lane PCIe interface) is PEX0_REFCLK+/- Clock Request & Reset for PCIe Controller #0 (Up to x4 lane PCIe interface) is PEX0_REFCLK+/- Clock Request & Reset for PCIe Controller #0 (Up to x4 lane PCIe interface) is PEX0_REFCLK+/-		
Additional USB 3.0 interfaces taken from USB_SS1_x, PEX1_x or SATA (See Signal Terminations) See USB 3.0 section for Common Mode Choke requirements if this is required. TDK ACM2012D-900-2P device is recommended See USB 3.0 section for ESD requirements. SEMTECH ESD Rclamp0524p device is recommended PCIE PCIE Controller #1 (x1) PPEX1 used for 3.3V single-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) RC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCIe Controller #1 (single-lane PCIe interface) is PEX1_REFCLK+/- Clock Request & Reset for PCIe Controller #1 are PEX1_CLKREQ# & PEX1_RST# (See Signal Terminations) PCIE Controller #0 (up to x4) PEX0 used for 3.3V single-lane device/connector PEX0 & USB_SS1 used for 3.3V 2-lane device/connector PEX0, USB_SS1, PEX2 & PEX_RFU used for 3.3V 4-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) RX+/- connected for PCIe Controller #0 (Up to x4 lane PCIe interface) is PEX0_REFCLK+/- Clock Request & Reset for PCIe Controller #0 are PEX0_CLKREQ# & PEX0_REFCLK+/- Clock Request & Reset for PCIe Controller #0 are PEX0_CLKREQ# & PEX0_REFCLK+/- Clock Request & Reset for PCIe Controller #0 are PEX0_CLKREQ# & PEX0_REFCLK+/-		
See USB 3.0 section for Common Mode Choke requirements if this is required. TDK ACM2012D-900-2P device is recommended See USB 3.0 section for ESD requirements. SEMTECH ESD Rclamp0524p device is recommended PCIe PCIe Controller #1 (x1) PEX1 used for 3.3V single-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCIe Controller #1 (single-lane PCIe interface) is PEX1_REFCLK+/- Clock Request & Reset for PCIe Controller #1 are PEX1_CLKREQ# & PEX1_RST# (See Signal Terminations) PCIC Controller #0 (up to x4) PEX0 used for 3.3V single-lane device/connector PEX0 & USB_SS1 used for 3.3V 2-lane device/connector PEX0, USB_SS1, PEX2 & PEX_RFU used for 3.3V 4-lane device/connector TX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) RR+/- connected to corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) RR+/- connected to corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) RR+/- connected to corresponding pins on connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCIe Controller #0 (Up to x4 lane PCIe interface) is PEX0_REFCLK+/- Clock Request & Reset for PCIe Controller #0 are PEX0_CLKREQ# & PEX0_RST# Common		
PCIe PCIe Controller #1 (x1) PEX1 used for 3.3V single-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCle Controller #1 (single-lane PCle interface) is PEX1_REFCLK+/- Clock Request & Reset for PCle Controller #1 are PEX1_CLKREQ# & PEX1_RST# (See Signal Terminations) PCIe Controller #0 (up to x4) PEX0 used for 3.3V single-lane device/connector PEX0 & USB_SS1 used for 3.3V 2-lane device/connector PEX0, USB_SS1, PEX2 & PEX_RFU used for 3.3V 4-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board (See Signal Terminations) RR4 ccaps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCle Controller #0 (Up to x4 lane PCle interface) is PEX0_REFCLK+/- Clock Request & Reset for PCle Controller #0 are PEX0_CLKREQ# & PEX0_REFCLK+/- Clock Request & Reset for PCle Controller #0 are PEX0_CLKREQ# & PEX0_REFCLK+/-		
PCIe Controller #1 (x1) PEX1 used for 3.3V single-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCIe Controller #1 (single-lane PCIe interface) is PEX1_REFCLK+/- Clock Request & Reset for PCIe Controller #1 are PEX1_CLKREQ# & PEX1_RST# (See Signal Terminations) PCIe Controller #0 (up to x4) PEX0 used for 3.3V single-lane device/connector PEX0 & USB_SS1 used for 3.3V 2-lane device/connector PEX0, USB_SS1, PEX2 & PEX_RFU used for 3.3V 4-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCIe Controller #0 (Up to x4 lane PCIe interface) is PEX0_REFCLK+/- Clock Request & Reset for PCIe Controller #0 are PEX0_CLKREQ# & PEX0_RST# Common	·	
PCIe Controller #1 (x1) PEX1 used for 3.3V single-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCIe Controller #1 (single-lane PCIe interface) is PEX1_REFCLK+/- Clock Request & Reset for PCIe Controller #1 are PEX1_CLKREQ# & PEX1_RST# (See Signal Terminations) PCIe Controller #0 (up to x4) PEX0 used for 3.3V single-lane device/connector PEX0 & USB_SS1 used for 3.3V 2-lane device/connector PEX0, USB_SS1, PEX2 & PEX_RFU used for 3.3V 4-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCIe Controller #0 (Up to x4 lane PCIe interface) is PEX0_REFCLK+/- Clock Request & Reset for PCIe Controller #0 are PEX0_CLKREQ# & PEX0_RST# Common	See USB 3.0 section for ESD requirements. SEMTECH ESD Rclamp0524p device is recommended	
PEX1 used for 3.3V single-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCIe Controller #1 (single-lane PCIe interface) is PEX1_REFCLK+/- Clock Request & Reset for PCIe Controller #1 are PEX1_CLKREQ# & PEX1_RST# (See Signal Terminations) PCIE Controller #0 (up to x4) PEX0 used for 3.3V single-lane device/connector PEX0 used for 3.3V 2-lane device/connector PEX0, USB_SS1 used for 3.3V 2-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCIe Controller #0 (Up to x4 lane PCIe interface) is PEX0_REFCLK+/- Clock Request & Reset for PCIe Controller #0 are PEX0_CLKREQ# & PEX0_RST# Common	PCIe	
TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCle Controller #1 (single-lane PCle interface) is PEX1_REFCLK+/- Clock Request & Reset for PCle Controller #1 are PEX1_CLKREQ# & PEX1_RST# (See Signal Terminations) PCIE Controller #0 (up to x4) PEX0 used for 3.3V single-lane device/connector PEX0 & USB_SS1 used for 3.3V 2-lane device/connector PEX0, USB_SS1, PEX2 & PEX_RFU used for 3.3V 4-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCle Controller #0 (Up to x4 lane PCle interface) is PEX0_REFCLK+/- Clock Request & Reset for PCle Controller #0 are PEX0_CLKREQ# & PEX0_RST# Common	PCIe Controller #1 (x1)	
RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCle Controller #1 (single-lane PCle interface) is PEX1_REFCLK+/- Clock Request & Reset for PCle Controller #1 are PEX1_CLKREQ# & PEX1_RST# (See Signal Terminations) PCle Controller #0 (up to x4) PEX0 used for 3.3V single-lane device/connector PEX0 & USB_SS1 used for 3.3V 2-lane device/connector PEX0, USB_SS1, PEX2 & PEX_RFU used for 3.3V 4-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCle Controller #0 (Up to x4 lane PCle interface) is PEX0_REFCLK+/- Clock Request & Reset for PCle Controller #0 are PEX0_CLKREQ# & PEX0_RST# Common	PEX1 used for 3.3V single-lane device/connector	
AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCle Controller #1 (single-lane PCle interface) is PEX1_REFCLK+/- Clock Request & Reset for PCle Controller #1 are PEX1_CLKREQ# & PEX1_RST# (See Signal Terminations) PCle Controller #0 (up to x4) PEX0 used for 3.3V single-lane device/connector PEX0 & USB_SS1 used for 3.3V 2-lane device/connector PEX0, USB_SS1, PEX2 & PEX_RFU used for 3.3V 4-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCle Controller #0 (Up to x4 lane PCle interface) is PEX0_REFCLK+/- Clock Request & Reset for PCle Controller #0 are PEX0_CLKREQ# & PEX0_RST# Common	TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations)	
Reference clock used for PCIe Controller #1 (single-lane PCIe interface) is PEX1_REFCLK+/- Clock Request & Reset for PCIe Controller #1 are PEX1_CLKREQ# & PEX1_RST# (See Signal Terminations) PCIe Controller #0 (up to x4) PEX0 used for 3.3V single-lane device/connector PEX0 & USB_SS1 used for 3.3V 2-lane device/connector PEX0, USB_SS1, PEX2 & PEX_RFU used for 3.3V 4-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCIe Controller #0 (Up to x4 lane PCIe interface) is PEX0_REFCLK+/- Clock Request & Reset for PCIe Controller #0 are PEX0_CLKREQ# & PEX0_RST# Common	RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board	
Clock Request & Reset for PCle Controller #1 are PEX1_CLKREQ# & PEX1_RST# (See Signal Terminations) PCle Controller #0 (up to x4) PEX0 used for 3.3V single-lane device/connector PEX0 & USB_SS1 used for 3.3V 2-lane device/connector PEX0, USB_SS1, PEX2 & PEX_RFU used for 3.3V 4-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCle Controller #0 (Up to x4 lane PCle interface) is PEX0_REFCLK+/- Clock Request & Reset for PCle Controller #0 are PEX0_CLKREQ# & PEX0_RST# Common	AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/–) if device is on carrier board (See Signal Terminations)	
PCIe Controller #0 (up to x4) PEXO used for 3.3V single-lane device/connector PEXO, USB_SS1 used for 3.3V 2-lane device/connector PEXO, USB_SS1, PEX2 & PEX_RFU used for 3.3V 4-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCle Controller #0 (Up to x4 lane PCle interface) is PEXO_REFCLK+/- Clock Request & Reset for PCle Controller #0 are PEXO_CLKREQ# & PEXO_RST# Common	Reference clock used for PCIe Controller #1 (single-lane PCIe interface) is PEX1_REFCLK+/-	
PEXO used for 3.3V single-lane device/connector PEXO & USB_SS1 used for 3.3V 2-lane device/connector PEXO, USB_SS1, PEX2 & PEX_RFU used for 3.3V 4-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCle Controller #0 (Up to x4 lane PCle interface) is PEXO_REFCLK+/- Clock Request & Reset for PCle Controller #0 are PEXO_CLKREQ# & PEXO_RST# Common	Clock Request & Reset for PCle Controller #1 are PEX1_CLKREQ# & PEX1_RST# (See Signal Terminations)	
PEXO & USB_SS1 used for 3.3V 2-lane device/connector PEXO, USB_SS1, PEX2 & PEX_RFU used for 3.3V 4-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCle Controller #0 (Up to x4 lane PCle interface) is PEXO_REFCLK+/- Clock Request & Reset for PCle Controller #0 are PEXO_CLKREQ# & PEXO_RST# Common	PCIe Controller #0 (up to x4)	
PEXO, USB_SS1, PEX2 & PEX_RFU used for 3.3V 4-lane device/connector TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCle Controller #0 (Up to x4 lane PCle interface) is PEXO_REFCLK+/- Clock Request & Reset for PCle Controller #0 are PEXO_CLKREQ# & PEXO_RST# Common	PEXO used for 3.3V single-lane device/connector	
TX+/- connected to corresponding pins on connector, or RX+/- on device on carrier board (See Signal Terminations) RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCle Controller #0 (Up to x4 lane PCle interface) is PEXO_REFCLK+/- Clock Request & Reset for PCle Controller #0 are PEXO_CLKREQ# & PEXO_RST# Common	PEX0 & USB_SS1 used for 3.3V 2-lane device/connector	
RX+/- connected to corresponding pins on connector, or TX+/- on device on carrier board AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCle Controller #0 (Up to x4 lane PCle interface) is PEXO_REFCLK+/- Clock Request & Reset for PCle Controller #0 are PEXO_CLKREQ# & PEXO_RST# Common		
AC caps are provided for device TX pins (those connected to Jetson TX1 RX+/-) if device is on carrier board (See Signal Terminations) Reference clock used for PCIe Controller #0 (Up to x4 lane PCIe interface) is PEX0_REFCLK+/- Clock Request & Reset for PCIe Controller #0 are PEX0_CLKREQ# & PEX0_RST# Common		
Reference clock used for PCIe Controller #0 (Up to x4 lane PCIe interface) is PEX0_REFCLK+/- Clock Request & Reset for PCIe Controller #0 are PEX0_CLKREQ# & PEX0_RST# Common		
Clock Request & Reset for PCIe Controller #0 are PEXO_CLKREQ# & PEXO_RST# Common		
Common		
		<u> </u>
PEX_WAKE# connected to WAKE pins on devices/connectors (See Signal Terminations)		1
	PEX_WAKE# connected to WAKE pins on devices/connectors (See Signal Terminations)	



Charly Ham Description	Same/Diff/NA
Check Item Description	Jame/Dill/NA
SATA	
SATA_TX+/- connected to TX_P/N pins of SATA connector (or RX+/- pins of onboard device) (See Signal Terminations)	
SATA_RX+/- connected to RX_P/N pins of SATA connector (or TX+/- pins of onboard device) (See Signal Terminations)	
See SATA section for Common Mode Choke requirements if they are required. TDK ACM2012D-900-2P device is recommended	
See SATA section for ESD requirements. SEMTECH ESD Rclamp0524p device is recommended	
SDMMC Connections	
SD Card	
SDCARD_CLK connected to CLK pin of socket	
SDCARD_CMD connected to CMD pin of device. (See Signal Terminations)	
SDCARD_D[3:0] connected to DATA[3:0] pins of socket. (See Signal Terminations)	
SDCARD_CD connected to the SD Card Detect pin on socket	
SDCARD_WP connected to the SD Card Write Protect pin on socket (if supported)	
SDCARD_PWR_EN connected to SD Card VDD supply/load switch enable pin	
Adequate bypass caps provided on SD Card VDD rail	
Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended).	
SDIO	
SDIO_CLK connected to CLK pin of device	
SDIO_CMD connected to CMD pin of device. (See Signal Terminations)	
SDIO_D[3:0] connected to DATA[3:0] pins of device. (See Signal Terminations)	
Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended).	
Display Connections	
DSI	
DSIO_CK+/- connected to CLKn & CLKp pins of the primary DSI display	
DSIO_D[1:0] +/- connected to lower 2 lanes of the primary DSI display.	
DSI1_D[1:0] +/- connected to upper two lanes of the primary 4 lane DSI display.	
DSI2_CK+/— connected to CLKp/n pins of either the primary DSI display if it supports a 2 x4 lane interface, or a secondary DSI display	
DSI2_D[1:0] +/- connected to lower 2 lanes of a secondary DSI display or lower 2 lanes of the upper 4 lanes of the primary DSI display supporting a 2 x4 lane interface.	
DSI3_D[1:0] +/- connected to upper 2 lanes of a secondary DSI display or upper 2 lanes of upper 4 lanes of the primary DSI display	
supporting a 2 x4 lane interface.	
LCD_TE (used for Tearing Effect signal from display) connected to matching pin on display connector if supported	
LCD_VDD_EN connected to enable of embedded display related power supply/load switch	
LCD BKLT EN connected to enable of backlight solution	
LCD BKLT PWM connected to PWM input of backlight solution	
Any EMI/ESD devices used on DSI signals are suitable for highest frequencies supported (low capacitive load: <1pf recommended)	
eDP	
DP0_TX[3:0] +/- connected to eDP panel/connector (See Signal Terminations)	
DPO_AUX_CH+/- connected to Aux Lane of eDP panel/connector (See Signal Terminations)	
DPO_HPD connected to HPD pin of panel/connector (if DP implemented on DPO pins—not applicable to eDP)	
Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended)	
Check Item Description	Same/Diff/NA
HDMI	
DP1_TX3+/- connected to C-/C+ & pins on HDMI Connector (See Signal Terminations)	
DP1_TX3+/~ connected to C=/C+ & pins of F1DMi Connected (See Signal Terminations) DP1_TX[2:0]+/~ connected to D[0:2]+/~ pins (See DP/HDMI Pin Mapping table) (See Signal Terminations)	
DP1 HPD connected to HPD pin on HDMI Connector (See Signal Terminations)	
HDMI_CEC connected to CEC on HDMI Connector through gating circuitry.	
DP1_AUX_CH+ connected to SCL & DP1_AUX_CH- to SDA on HDMI Connector (See Signal Terminations)	
HDMI 5V Supply connected to +5V on HDMI Connector.	
See HDMI section for Common Mode Choke requirements if this is required (not recommended unless EMI issues seen)	
See HDMI section for ESD requirements. ON-Semiconductor ESD8040 device is recommended	
DP	
DP1 TX[3:0]+/- connected to D[3:0]+/- on DP Connector. (See Signal Terminations)	
DP1 HDP connected to HPD pin on DP Connector (See Signal Terminations)	
DP1_AUX_CH+/- connected to AUX_CH+/- on DP connector (See Signal Terminations)	
DP 3.3V Supply connected 3.3V supply pin on DP connector to VDD_3V3_SYS with adequate decoupling.	
Any EMI/ESD devices used are suitable for highest frequencies supported (low capacitive load: <1pf recommended)	
Video Input	
·	
Camera (CSI)	



SSISSID CIEV-F-connected to lock pins of camera. See the CSI Configurations table for details	Cheek Hom Description	Same/Diff/NA
SSISSID_URL 101-0/F- connected to Data pins of camera. See the CSI configurations table for details	Check Item Description	Jame, Dill, IVA
22 C.AM. CV/DAT connected to ICS CEL & SDA pins of Imager (See Signal Terminations). AMILEO MCKL connected to Camera reference close to prove down pins on camera(s). PROJ. CAME. PWRW / GPIDO. CAMO. PWRW connected to power down pins on camera(s). PROJ. CAMER STRUE connected to enable of flash circuit. Fastor TICS FIDO. CAMO. Exit (CAME. CAME. STRUE). AMILEON EXAMERS IT (CAMER STRUE). AND FLASH EX connected to enable of flash circuit. Fastor TICS FIDO. CAMERS IT (CAMER. STRUE). AND FLASH EX CONNECTED. CAMERS IT CONNECTED to any cameras with this function. A flutor Forus Enable is required, GROYS, CAMER. STRUE requencies supported (low capacitive load: -1pf recommended). Audio Codec/ DAP/IZS 250 used for Audio Codec if present in design 250 used for Audio Codec if present in design 251 used for Bif in present in design 252 used for Audio Codec if present in design 253 used for Audio Codec. 252 363 FERK Connect to brazing Camera Camer		
AMILED, MCLK connected to Camera reference clock inputs. PROL CAME, PMPB / GROQ CAMO, PWRB connected to power down pins on camera(s). PROL CAME, PMPB / GROQ CAMO, PWRB connected to power down pins on camera(s). PROL CAME, PMPB / GROQ CAMO, PWRB connected to power down pins on camera (s). PROL CAME, PMPB / GROQ CAMO, PMB of Stack Dictuit. I Justion TXX GROQ used for flash control. CAME, TASH, EN and/or CAMB, STROBE pins are used PROPAG. CAME, RSTA GROQ CAMD, PSTR connected to reset pin on any camera with this function. I Antio Pous Enable is required, GROQ, CAMO, PSTR connected to reset pin on any camera with this function. I Antio Pous Enable is required, GROQ, CAMO, PSTR connected to reset pin on any camera with this function. I Antio Pous Enable is required, GROQ, CAMO, PSTR used as common set pins on camera module & GROQ, CAMO, PSTR used as common set pins on camera module & GROQ, CAMO, PSTR used as common set pins on the pins on camera module & GROQ, CAMO, PSTR used as common set pins on camera module & GROQ, CAMO, PSTR used as common set pins on camera module & GROQ, CAMO, PSTR used as common set pins on camera module & GROQ, PSTR used as common set pins on camera module & GROQ, PSTR used as common set pins on camera module & GROQ, PSTR used as common set pins on camera module & GROQ, PSTR used as common set pins on camera module & GROQ, PSTR used as common set pins on camera module & GROQ, PSTR used as common set pins on camera module & GROQ, PSTR used as common set pins on camera module & GROQ, PSTR used as common set pins on camera module & GROQ, PSTR used as common set pins on camera module & GROQ, PSTR used as common set pins on camera module & GROQ, PSTR used as common set pins on camera module & GROQ, PSTR used as common set pins on camera module & GROQ, PSTR used as common set pins on camera module & GROQ, PSTR used as camera module & GROQ, PSTR used a		
SPIOL CAME, PWINE / GPIOL CAME, DPWRF connected to power down pins on camera(s). PPOR CAME, STRIP Connected to enable of flash circuit Leston TXI GPIOL connected to cenable of flash circuit Leston TXI GPIOL came to the connected by the connected to reset pin on any cameras with this function. And FLASH, EN connected to enable of flash circuit Leston TXI GPIOL CAME, STRIP / GPIOL CAME, STRIP connected to reset pin on any cameras with this function. Anutor Focus Fash is required, GPIOL3, CAMI_RSTR connected to AF_EN pin on camera module & GPIOL_CAMO_RSTR used as common reset line. Nov, ENVISOD devices used are suitable for highest frequencies supported (low capacitive load:		



NVIDIA

Check Item Description		
GPIO usage matches reference platform where possible.		
Unused Special Function Interface Pins		
Ball Name	Termination	
USB 2.0		
USB[2:1]+/-	Leave NC any unused pins	
USB 3.0 / PCIe		
PEX_[2:0]_TX+/-, USB_SS[1:0]_TX+/-, PEX_RFU_TX+/-	Leave NC any unused TX lines	
PEX_[2:0]_RX+/-, USB_SS[1:0]_RX+/-, PEX_RFU_RX+/-	Connect to GND any unused RX lanes	
PEX_[1:0]_REFCLK+/-	Leave NC if not used	
Ball Name	Termination	
SATA		
SATA_TX+/-	Leave NC if not used.	
SATA_RX+/-	Connect to GND if SATA IF not used	
DSI		
DSI[2,0]_CK+/-	Leave NC any Clock lane not used.	
DSI[3:0]_D[1:0]+/-	Leave NC any unused DSI Data lanes	
DSI[3,1]_CK+/-	Leave NC - not used on Jetson TX1	
CSI		
CSI[5:0]_CK+/-	Leave NC any unused CSI Clock lanes	
CSI[5:0]_D[1:0] +/-	Leave NC any unused CSI Data lanes	
eDP		
DP0_TX[3:0] +/-	Leave NC any unused lanes	
DPO_AUX_CH+/-	Leave NC if not used	
DP0_HPD	Leave NC if not used	
HDMI/DP		
DP1_TX[3:0] +/-	Leave NC if lanes not used for HDMI or DP	
DP1_AUX_CH+/-	Leave NC if not used	
DP1_HPD	Leave NC if not used	
HDMI_CEC	Leave NC if not used	



17.0 APPENDIX A: GENERAL LAYOUT GUIDELINES

17.1 Overview

Trace and via characteristics play an important role in signal integrity and power distribution on a the Jetson TX1. Vias can have a strong impact on power distribution and signal noise, so careful planning must take place to ensure designs meet NVIDIA's via requirements. Trace length and impedance determine signal propagation time and reflections, both of which can greatly improve or reduce the performance of the Jetson TX1. Trace and via requirements for each signal type can be found in the corresponding chapter; this appendix provides general guidelines for via and trace placement.

17.2 Via Guidelines

The number of vias in the path of a given signal, power supply line, or ground line can greatly affect the performance of the trace. Via placement can make differences in current carrying capability, signal integrity (due to reflections and attenuation), and noise generation, all of which can impact the overall performance of the trace. The following guidelines provide basic advice for proper use of vias.

17.2.1 Via Count and Trace Width

As a general rule, each ampere of current requires at least two micro-vias.


17.2.2 Via Placement

If vias are not placed carefully, they can severely degrade the robustness of a board's power plane. In standard deigns that don't use blind or buried vias, construction of a via entails drilling a hole that cuts into the power and ground planes. Thus, incorrect via placement affects the amount of copper available to carry current to the power balls of the IC. The package pin-out and breakout patterns are designed with via channels in mind.

17.2.3 Via Placement and Power/Ground Corridors

Vias should be placed so that sufficiently wide power corridors are created for good power distribution, as show in Figure 34.

Figure 34. Via Placement for Good Power Distribution



Care should also be taken to avoid use of "thermal spokes" (also referred to as "thermal relief") on power and ground vias. Thermal spokes are not necessary for surface-mount components, and the narrow spoke widths contribute to increased inductance. The metal on the inner layers between vias may not be flooded with copper if sufficient spacing is not provided. The diminished spacing creates a blockage and forces the current to find another path due to lack of copper, as shown in Figure 35 and Figure 36. This leads to power delivery issues and impedance discontinuities when traces are routed over these plane voids.



Figure 35. Good Current Flow Resulting from Correct Via Placement





Figure 36. Poor Current Flow Resulting from Incorrect via Placement



In general, a dense via population should be avoided and good PCB design principles and analysis should be applied.

17.3 Connecting Vias

To be effective, vias must be connected properly to the signal and power planes. Poor via connections make the capacitor and power planes less effective, leading to increased cost due to the need for additional capacitors to achieve equivalent performance. This not only impacts the BOM (Bill of Material) cost of the design, but it can greatly impact quality and reliability of the design.

17.4 Trace Guidelines

Trace length and impedance play a critical role in signal integrity between the driver and the receiver on the Jetson TX1. Signal trace requirements are determined by the driver characteristics, source characteristics, and signal frequency of the propagating signal.

17.4.1 Layer Stack-Up

The number of layers required is determined by the number of memory signal layers needed to achieve the desired performance, and the number of power rails required to achieve the optimum power delivery/noise floor. For example, high-performance boards require four memory signal routing layers, with at least two GND planes for reference. This comes to six layers; add another two for power, which gives eight layers minimum. Reduction from eight to six layers starts the trade-off of cost versus performance.

Power and GND planes usually serve two purposes in PCB design: power distribution and providing a signal reference for high-speed signals.

Either the power or the ground planes can be used for high-speed signal reference; this is particularly common for low-cost designs with a low layer count. When both power and GND are used for signal reference, make sure you minimize the reference plane transition for all high-speed signals. Decoupling caps or transition vias should be added close to the reference plane transitions.



The maximum trace length for a given signal is determined by the maximum allowable propagation delay and impedance for the signal. Higher frequency signals must be treated as transmission lines (see "Appendix C – Transmission Line Primer") to determine proper trace characteristics for a signal.

All signals on the graphics card maintain different trace guidelines; please refer to the corresponding signal chapter in the Design Guide to determine the guidelines for the signal.



18.0 APPENDIX B: STACK-UPS

18.1 Reference Design Stack-Ups

18.1.1 Importance of Stack-Up Definition

Stack-ups define the number and order of Board layers. Stack-up definition is critical to the following design:

- Circuit routability
- Signal quality
- Cost

18.1.2 Impact of Stack-Up Definition on Design

Stack-Up Impact on Circuit Routability

If there are insufficient layers to maintain proper signal spacing, prevent discontinuities in reference planes, obstruct flow of sufficient current, or avoid extra vias, circuit routing can become unnecessarily complex. Layer count must be minimally appropriate for the circuit.

Stack-Up Impact on Signal Quality

Both layer count and layer order impact signal integrity. Proper inter-signal spacing must be achievable. Via count for critical signals must be minimized. Current commensurate with the performance of the board must be carried. Critical signals must be adjacent to major and minor reference planes, and adhere to proximity constraints with respect to those planes. The recommended NVIDIA stack-ups achieve these requirements for the signal speeds supported by the board.

Stack-Up Impact on Cost

While defining extra layers can facilitate excellent signal integrity, current handling capability and routability, extra layers can impede the goal of hitting cost targets. The art of stack-up definition is achieving all technical and reliability circuit requirements in a cost efficient manner. The recommended NVIDIA stack-ups achieve these requirements with efficient use of board layers.



19.0 APPENDIX C: TRANSMISSION LINE PRIMER

19.1 Background

NVIDIA maintains strict guidelines for high-frequency PCB transmission lines to ensure optimal signal integrity for data transmission. This section provides a brief primer into basic board-level transmission line theory.

Characteristics

The most important PCB transmission line characteristics are listed in the following bullets:

 Trace width/height, PCB height and dielectric constant, and layer stack-up affect the characteristic trace impedance of a transmission line.


$$Z_0 \cong \left(\frac{L}{C}\right)^{1/2}$$

Signal rise time is proportional to the transmission line impedance and load capacitance.

RiseTime
$$\cong \left(\frac{Z_0 * R_{Term}}{Z_0 + R_{Term}}\right) * C_{Load}$$

 Real transmission lines (Figure 37) have non-zero resistances that lead to attenuation and distortion, creating signal integrity issues.

Figure 37. Typical Transmission Line Circuit



Transmission lines are used to "transmit" the source signal to the load or destination with as little signal degradation or reflection as possible. For this reason it is important to design the high-speed signal transmission line to fall within characteristic guidelines based on the signal speed and type.

19.2 Physical Transmission Line Types

The two primary transmission line types often used for Tegra board designs are

- Microstrip transmission line (Figure 38)
- Stripline transmission line (Figure 39)

The following sections describe each type of transmission.

Microstrip Transmission Line


Figure 38. Microstrip Transmission Line

- Z₀: Impedance
- W: Trace width (inches)
- T: Trace thickness (inches)
- Er: Dielectric constant of substrate
- H: Distance between signal and reference plane

Stripline Transmission Line



Figure 39. Stripline Transmission Line



- Z₀: Impedance
- W: Trace width (inches)
- T: Trace thickness (inches)
- Er: Dielectric constant of substrate
- H: Distance between signal and reference plane

19.3 Driver Characteristics

Driver characteristics are important to the integrity and maximum speed of the signal. The following points identify key driver equations and concepts used to improve signal integrity and transmission speed.

- The driver (source) has resistive output impedance Z_s, which causes only a fraction of the signal voltage to propagate down the transmission line to the receiver (load).
 - Transfer function at source:

$$T1 = \frac{Z_0}{Z_{S} + Z_0}$$

- Driver strength is inversely proportional to the source impedance, Zs.
- Z_S also acts as the source termination, which helps dampen reflection.
 - Source reflection coefficient:

$$R1 = \frac{(Z_{S} - Z_{O})}{(Z_{S} + Z_{O})}$$

19.4 Receiver Characteristics

Receiver characteristics are important to the integrity and detectability of the signal. The following points identify key receiver concepts and equations for optimum signal integrity at the final destination.

- The receiver acts as a capacitive load and often has a high load impedance, Z_L.
- Unterminated transmission lines cause overshoot and reflection at the receiver, which can cause data corruption.
 - Output transfer function at load:

$$T2 = \frac{2 * Z_{L}}{Z_{L_{+}} Z_{0}}$$

- Load reflection coefficient:

$$R2 = \frac{(Z_L - Z_0)}{(Z_L + Z_0)}$$

- Load impedance can be lowered with a termination resistor (R_{Term}) placed at the end of the transmission line.
 - Reflection is minimized when Z_L matches Z₀


19.5 Transmission Lines & Reference Planes

Defining an appropriate reference plane is vital to transmission line performance due to crosstalk and EMI issues. The following points explore appropriate reference plane identification and characteristics for optimal signal integrity:

- Transmission line return current (Figure 40)
 - High-speed return current follows the path of least inductance.
 - The lowest inductance path for a transmission line is right underneath the transmission line; i(D) is proportional to:



Figure 40. Transmission Line Height



- Transmission line return current:
 - High-speed return current follows the path of least inductance.
 - The lowest inductance path for a transmission line is the portion of the line closest to the dielectric surface; i(D) is proportional to


$$\frac{1}{\left(1 + \left(\frac{D}{H}\right)^2\right)}$$

- Crosstalk on solid reference plane (Figure 41):
 - Crosstalk is caused by the mutual inductance of two parallel traces.
 - Crosstalk at the second trace is proportional to

$$\frac{1}{\left(1 + \left(\frac{D}{H}\right)^2\right)}$$


- The signals need to be properly spaced to minimize crosstalk.

Figure 41. Crosstalk on Reference Plane



- Reference plane selection
 - Solid ground is preferred as reference plane.
 - Solid power can be used as reference plane with decoupling capacitors near driver and receiver.
 - Reference plane cuts and layer changes need to be avoided.
- Power plane cut example (Figure 42)
 - Power plane cuts will cause EMI issues.
 - Power plane cuts also induce crosstalk to adjacent signals.


Figure 42. Example of Power Plane Cuts



- When cut is unavoidable:
 - Place decoupling capacitors near transition.
 - Place transition near source or receiver when decoupling capacitors are abundant (Figure 43).




Figure 43. Another Example of Power Plane Cuts




- When signal changes plane:
 - Try not to change the reference plane, if possible.
 - When a reference plane switches to different power rail, a stitching capacitor is required (Figure 44).

Figure 44. Switching Reference Planes



When the same ground/power reference plane changes to a different layer, a stitching via is required (Figure 45).

Figure 45. Reference Plane Switch Using VIA





20.0 APPENDIX D: DESIGN GUIDELINE GLOSSARY

The Design Guidelines include various terms. The descriptions in the table below are intended to show what these terms mean and how they should be applied to a design.

Table 59 Layout Guideline Tutorial

Trace Delays

Max Breakout Delay

Routing on Component layer: Maximum Trace Delay from inner ball to point beyond ball array where normal trace spacing/impedance can be met. Routing passes to layer other than Component layer: Trace delay from ball to via + via delay. Beyond this, normal trace spacing/impedance must be met.

Max Total Trace Delay

Trace from Jetson TX1 pin to Device pin. This must include routing on the main PCB & any other Flex or secondary PCB. Delay is from Jetson TX1 to the final connector/device.

Intra/Inter Pair Skews

Intra Pair Skew (within pair)

Difference in delay between two traces in differential pair: Shorter routes may require indirect path to equalize delays

Inter Pair Skew (pair to pair)

Difference between two (or possibly more) differential pairs

Impedance/Spacing

Microstrip vs Stripline

Microstrip: Traces next to single ref. plane. Stripline: Traces between two ref planes

Trace Impedance

Impedance of trace determined by width & height of trace, distance from ref. plane & dielectric constant of PCB material. For differential traces, space between pair of traces is also a factor

Board trace spacing / Spacing to other nets

Minimum distance between two traces. Usually specified in terms of dielectric height which is distance from trace to reference layers.

Pair to pair spacing

Spacing between differential traces

Breakout spacing

- Possible exception to board trace spacing above is shown in figure to right where different spacing rules are allowed under Tegra in order to escape from Ball array.
- This includes spacing between adjacent traces & between traces/vias or pads under the device in order to escape ball matrix. Outside device boundary, normal spacing rules apply.

Reference Return

Ground Reference Return Via & Via proximity (signal to reference)

- Signals changing layers & reference GND planes need similar return current path
- Accomplished by adding via, tying both GND layers together

Via proximity (sig to ref) is distance between signal & reference return vias

- GND reference via for Differential Pair
- Where a differential pair changes GND reference layers, return via should be placed close to & between signal vias (example to right)

Signal to return via ratio

Number of Ground Return vias per Signal vias. For critical IFs, ratio is usually 1:1. For less critical IFs, several trace vias can share fewer return vias (i.e. 3:2 – 3 trace vias & 2 return vias).

Slots in Ground Reference Laver

- When traces cross slots in adjacent power or ground plane
- Return current has longer path around slot
- Longer slots result in larger loop areas
- Avoid slots in GND planes or do not route across them

Routing over Split Power Layer Reference Layers

- When traces cross different power areas on power plane
 - Return current must find longer path usually a distant bypass cap
 - If possible, route traces w/solid plane (GND or PWR) or keep routes across single area
- If traces must cross two or more power areas, use stitching capacitors
 - Placing one cap across two PWR areas near where traces cross area boundaries provides high-frequency path for return current
 - Cap value typically 0.1uF & should ideally be within 0.1" of crossing



Notice

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE.

Information furnished is believed to be accurate and reliable. However, NVIDIA Corporation assumes no responsibility for the consequences of use of such information or for any infringement of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of NVIDIA Corporation. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. NVIDIA Corporation products are not authorized for use as critical components in life support devices or systems without express written approval of NVIDIA Corporation.

Trademarks

NVIDIA, the NVIDIA logo and Tegra are trademarks or registered trademarks of NVIDIA Corporation in the U.S. and other countries. Other company and product names may be trademarks of the respective companies with which they are associated.

Copyright

© 2009–2010 NVIDIA Corporation. All rights reserved.

