


# UVM Basics UVM "Hello World"

John Aynsley CTO, Doulos

academy@mentor.com www.verificationacademy.com








# Interface ==

```
interface dut_if();
...
endinterface: dut_if
```





DUT #


or DUT wrapper

module dut(dut\_if \_if);

• •

Interface port

endmodule: dut










### **DUT Instantiation**

```
module top;
...

dut_if dut_if1 ();

dut dut1 ( ._if(dut_if1) );

...
endmodule: top
```







Env ≡

class my\_env extends uvm\_env;

Top-level uvm\_test uvm\_env DUT

endclass: my\_env





Env III

```
class my_env extends uvm_env;
   `uvm_component_utils(my_env)
```

Top-level uvm\_test uvm\_env DUT

endclass: my\_env






```
Env 🖽
```

```
class my_env extends uvm_env;
  `uvm_component_utils(my_env)

function new(string name, uvm_component parent);
  super.new(name, parent);
  endfunction: new
```

endclass: my\_env







Env 🖽

```
class my_env extends uvm_env;
  `uvm_component_utils(my_env)
  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction: new
  function void build_phase(uvm_phase phase);
    super.build phase(phase);
                                              Top-level
  endfunction: build phase
                                                    uvm test
                  "Elaboration" in Verilog/VHDL
endclass: my_env
```







```
class my_env extends uvm_env;
  `uvm component utils(my env)
  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction: new
  function void build_phase(uvm_phase phase);
    super.build_phase(phase);
                                              Top-level
  endfunction: build_phase
                                                   uvm test
  task run phase(uvm phase phase);
  endtask: run_phase
                        "Simulation" in Verilog/VHDL
endclass: my_env
```



#### End-of-Test Mechanism

```
task run_phase(uvm_phase phase);

phase.raise_objection(this);

#10;

Consume some time

phase.drop_objection(this);

Test ends when all objections dropped
endtask: run_phase
```



Test ...

```
class my_test extends uvm_test;
   `uvm_component_utils(my_test)
```

Top-level uvm\_test uvm\_env

endclass: my\_test




Test =

```
class my_test extends uvm_test;
  `uvm_component_utils(my_test)
```

my\_env my\_env\_h;

\_h = handle

endclass: my\_test







**Test** ■

```
class my_test extends uvm_test;
  `uvm_component_utils(my_test)
 my_env my_env_h;
  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction: new
  function void build phase (uvm phase phase);
    super.build_phase(phase);
                                                 uvm_env
  endfunction: build_phase
endclass: my test
```





Test **■** 

```
class my_test extends uvm_test;
  `uvm_component_utils(my_test)
 my_env my_env_h;
  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction: new
  function void build_phase(uvm_phase phase);
    super.build_phase(phase);
                                                 uvm_env
   my_env_h = my_env::type_id::create(...
  endfunction: build_phase
endclass: my test
```





Test **■** 


```
class my_test extends uvm_test;
  `uvm_component_utils(my_test)
 my_env my_env_h;
  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction: new
  function void build_phase(uvm_phase phase);
                                                 uvm test
    super.build_phase(phase);
    my_env_h = my_env::type_id::create("my_env_h", this);
  endfunction: build_phase
                                            name
endclass: my test
```





## Package ■

```
`include "uvm_macros.svh"
package my_pkg;
  import uvm_pkg::*;
  class my_env extends uvm_env;
  endclass: my_env
  class my_test extends uvm_test;
  endclass: my_test
endpackage: my_pkg
```







#### **Test Instantiation ≡**


```
module top;

import uvm_pkg::*;
import my_pkg::*;

dut_if dut_if1 ();

dut dut1 ( ._if(dut_if1) );
```

endmodule: top










### **Test Instantiation ■**

```
module top;
  import uvm_pkg::*;
  import my_pkg::*;
  dut_if dut_if1 ();
  dut dut1 ( ._if(dut_if1) );
  initial
  begin
    run_test("my_test");
  end
endmodule: top
```







### Running the Simulation

```
qverilog file.sv
# Loading sv_std.std
# Loading work.uvm_pkg
# Loading work.my_pkg
# Loading work.top
# Loading work.dut_if
# Loading work.dut
# Loading ./work/_dpi/qv_dpi.so
# run -all
# UVM-1.0p1
# (C) 2007-2011 Mentor Graphics Corporation
# (C) 2007-2011 Cadence Design Systems, Inc.
# (C) 2006-2011 Synopsys, Inc.
```



### Running the Simulation

```
# UVM_INFO @ 0: reporter [RNTST] Running test my_test...
# UVM_INFO /home/sv0/ja/UVM/uvm-
1.0p1/src/base/uvm_objection.svh(1116) @ 10: reporter [TEST_DONE]
'run' phase is ready to proceed to the 'extract' phase
#
```






## Running the Simulation

```
# --- UVM Report Summary ---
#
# ** Report counts by severity
#UVM_INFO: 2
# UVM_WARNING: 0
#UVM ERROR: 0
# UVM FATAL: 0
# ** Report counts by id
# [RNTST] 1
# [TEST_DONE] 1
# ** Note: $finish : /home/sv0/ja/UVM/uvm-1.0p1/src/base/uvm_root.svh(392)
   Time: 10 ns Iteration: 44 Instance: /top
```









# UVM Basics UVM "Hello World"

John Aynsley CTO, Doulos

academy@mentor.com www.verificationacademy.com

