


UVM Basics *Introducing Transactions*

John Aynsley CTO, Doulos

academy@mentor.com www.verificationacademy.com


















Transaction ■

class my_transaction extends uvm_sequence_item;

Not uvm_transaction



Transaction ==

class my_transaction extends uvm_sequence_item;

`uvm_object_utils(my_transaction)

Not uvm_component_utils



Transaction

```
class my_transaction extends uvm_sequence_item;
  `uvm_object_utils(my_transaction)

rand bit cmd;
rand int addr;
rand int data;

constraint c_addr { addr >= 0; addr < 256; }
constraint c_data { data >= 0; data < 256; }</pre>
```






Transaction

```
class my_transaction extends uvm_sequence_item;
   `uvm_object_utils(my_transaction)
   rand bit cmd;
   rand int addr;
   rand int data;
   constraint c_addr { addr >= 0; addr < 256; }</pre>
   constraint c_data { data >= 0; data < 256; }
   function new (string name = "");
                                                   No parent
     super.new(name);
   endfunction: new
 endclass: my_transaction
```









uvm_sequencer ==

class my_sequencer extends uvm_sequencer ...



uvm_sequencer #

class my_sequencer extends uvm_sequencer #(my_transaction);



```
class my_sequencer extends uvm_sequencer #(my_transaction);
  `uvm_component_utils(my_sequencer)

function new(string name, uvm_component parent);
  super.new(name, parent);
  endfunction: new

endclass: my_sequencer
```

A sequencer is a component



Vanilla Sequencer – use typedef ≡

```
/*
class my_sequencer extends uvm_sequencer #(my_transaction);
  `uvm_component_utils(my_sequencer)
  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction: new
endclass: my_sequencer
* /
typedef uvm_sequencer #(my_transaction) my_sequencer;
```



```
uvm_sequence
```

```
class my_sequence extends uvm_sequence #(my_transaction);
```





```
class my_sequence extends uvm_sequence #(my_transaction);
  `uvm_object_utils(my_sequence)

function new (string name = "");
  super.new(name);
  endfunction: new
```





```
class my_sequence extends uvm_sequence #(my_transaction);
  `uvm_object_utils(my_sequence)

function new (string name = "");
  super.new(name);
endfunction: new

task body;
  The behavior of the sequence
```



task body;
forever
begin

Loop or no loop?

end
endtask: body



```
task body;
  forever
  begin
  my_transaction tx;

Step 1 tx = my_transaction::type_id::create("tx");
```

end
endtask: body

"Factory method" can be overridden in tests



Waits for driver

```
task body;
  forever
  begin
  my_transaction tx;
  tx = my_transaction::type_id::create("tx");

Step 2
Step 2
```

end

endtask: body

Mentor Graphics

endtask: body

```
task body;
  forever
  begin
    my_transaction tx;
    tx = my_transaction::type_id::create("tx");
    start_item(tx);
    assert( tx.randomize() );

end

Only randomized when driver is ready
```






```
task body;
  forever
  begin
    my_transaction tx;
    tx = my_transaction::type_id::create("tx");
    start_item(tx);
    assert( tx.randomize() );

Step 4 finish_item(tx);
  end
  endtask: body
Deliver transaction to driver
```

Mentor Graphics







class my_driver extends uvm_driver #(my_transaction);



uvm_driver is a uvm_component with some implicit ports







```
class my_driver extends uvm_driver #(my_transaction);
  `uvm_component_utils(my_driver)
                                      Driver will access the DUT interface
  virtual dut_if dut_vi;
  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction: new
  function void build_phase(uvm_phase phase);
    super.build_phase(phase);
  task run_phase(uvm_phase phase);
```



```
rask run_phase(uvm_phase phase);

repeat(4)
begin
  my_transaction tx;
@(posedge dut_vi.clock);
```

Timing taken from DUT clock

end

endtask: run_phase





```
task run_phase(uvm_phase phase);
  repeat(4)
  begin
    my_transaction tx;
    @(posedge dut_vi.clock);
    seq_item_port.get(tx);
                                          get() waits on start_item/finish_item
  Implicit port connected to sequencer
  end
endtask: run_phase
```





```
task run_phase(uvm_phase phase);
  repeat(4)
 begin
    my_transaction tx;
    @(posedge dut_vi.clock);
    seq_item_port.get(tx);
    dut_vi.cmd = tx.cmd;
                                      Pin wiggles
    dut_vi.addr = tx.addr;
    dut_vi.data = tx.data;
  end
endtask: run_phase
```






```
task run_phase(uvm_phase phase);
 phase.raise objection(this);
  repeat(4)
 begin
   my_transaction tx;
    @(posedge dut_vi.clock);
    seq_item_port.get(tx);
    dut_vi.cmd = tx.cmd;
    dut_vi.addr = tx.addr;
    dut vi.data = tx.data;
  end
  @(posedge dut_vi.clock) phase.drop_objection(this);
endtask: run_phase
```











UVM Basics *Introducing Transactions*

John Aynsley CTO, Doulos

academy@mentor.com www.verificationacademy.com

