CECS225

Lab 4 : Sequential Circuit_DFF

Due Date : May 8, 2020

PART 1: HalfAdder


Section 1 - Design File

```
timescale lns / lps
module HalfAdder(A, B, Cout, S);
input A, B;
output Cout, S;
assign Cout = A & B;
assign S = A ^ B;
endmodule
```

Section 2 - Simulation File

```
timescale lns / lps
module HalfAdder Tester;
   reg A;
   req B;
   wire Cout;
   wire S;
   HalfAdder uut (.A(A), .B(B), .Cout(Cout), .S(S));
    initial begin
       A = 0;
       B = 0;
       #10;
        A = 0;
        B = 1;
        #10;
        A = 1;
        B = 0;
        #10;
        A = 1;
        B = 1;
        #10;
        $stop;
    end
endmodule
```

Section 3 - Simulation Screenshot



PART 2: FullAdder

Section 4 - Design File

```
timescale lns / lps
module FullAdder(FA_A, FA_B, Cin, FA_S, Cout);
input FA_A, FA_B, Cin;
output FA_S, Cout;

assign FA_S = (FA_A ^ FA_B) ^ Cin;
assign Cout = ((FA_A & FA_B) | (FA_B & Cin) | (Cin & FA_A));
endmodule
```

Section 5 - Simulation File

```
`timescale lns / lps
module FullAdder_Tester;
   reg FA_A;
   reg FA B;
   reg Cin;
   wire FA_S;
   wire Cout;
   \label{eq:fullAdder} \texttt{FullAdder uut(.FA\_A(FA\_A), .FA\_B(FA\_B), .Cin(Cin), .FA\_S(FA\_S), .Cout(Cout));}
   initial begin
        FA_A = 0;
        FA_B = 0;
        Cin = 0;
        #10;
        FA_A = 0;
        FA_B = 0;
        Cin = 1;
        #10;
        FA_A = 0;
        FA_B = 1;
        Cin = 0;
        #10;
        FA_A = 0;
        FA B = 1;
        Cin = 1;
        #10;
```

```
FA_A = 1;
       FA_B = 0;
       Cin = 0;
       #10;
       FA_A = 1;
       FA_B = 0;
       Cin = 1;
       #10;
       FA_A = 1;
       FA_B = 1;
       Cin = 0;
       #10;
       FA_A = 1;
       FA_B = 1;
       Cin = 1;
       #10;
        $stop;
   end
endmodule
```

Section 6 -Simulation Screenshot

