
Lab 1: 2 Input Logic XOR Gate

Due Date: February 16, 2020

2-Input Logic XOR Gate Diagram:



Truth Table:

Α	В	Y
0	0	0
0	1	1
1	0	1
1	1	0

Design Verilog Code:

```
C:/Users/014593967/xor/xor.srcs/sources_1/new/lab2.v
             timescale lns / lps
    1
2
    3 🖯
            module lab2(A, B, Y);
    5
                 input A;
                 input B;
    7
                 output Y;
×
//
•
    8
    9
                 assign Y = (A ^ B);
   10 📥
             endmodule
```

Simulation/Testbench Verilog Code:

```
C:/Users/014593967/xor/xor.srcs/sim_1/new/xor_tb01.v
             timescale lns / lps
CI
    3
             module xor_tb01;
 Redo (Ctrl+Shift+Z)
                 reg B;
7
    8
                 wire Y;
    9
//
   10
                 lab2 UUT ( .A(A), .B(B), .Y(Y) );
   11
                 initial begin
   12
OF.
                     A = 0; B = 0;
    13
   14
                     #10;
   15
                     A = 0; B = 1;
         0
    16
                     #10;
         0
   17
                     A = 1; B = 0;
         0
    18
                     #10;
         0
   19
                     A = 1; B = 1;
   20
                     #10;
   21
                 end
   22
    23
             endmodule
    24
```

Simulation Waveform:

