TMS320C6678 EVM Board for TI Product name : DSPM-8301E


Rev. A102-1

PCB PN: 19C2830101

Project Code:

PCB Thickness: 62 mils(1.6mm)

12 Layers



DISCLAIMER: THIS CIRCUIT DESIGN IS PROVIDED AS REFERENCE ONLY, WITHOUT WARRANTY EXPRESSED OR IMPLIED. THE USER IS ENCOURAGED TO PERFORM ALL DUE DILIGENCE WITH RESPECT TO DESIGN AND ANALYSIS.

Copyright (C) 2010 Texas Instruments Incorporated. All rights reserved. This document is proprietary to TI and is intended solely for use by TI and its customers. This document is not to be reproduced, distributed, or disclosed to other parties in its entirety or in part without the express written consent of TI.

TI Information - Selective Disclosure Texas Instruments 20450 Century Blvd Germantown, MD 20874 USA



TITLE & TABLE OF CONTENTS

Page	Description							
01	COVER PAGE							
02	TITLE & TABLE OF CONTENTS							
03	BLOCK DIAGRAM_AMC							
04	POWER SEQUENCE							
05	POWER CONSUMPTION							
06	POWER DISTRIBUTION							
07	CLOCK DIAGRAM							
08	FPGA_BLOCK							
09	BUS Management Map							
10	AMC GF							
11	MMC							
12	DSP_SERDES_PORTS							
13	DSP_DDR3							
14	DSP_EMIF							
15	DSP_JTAG_EMU_TSIP							
16	DSP_MISC							
17	DSP_CLOCK_Smart Reflex							
18	DSP_POWERA							
19	DSP_POWERB							
20	DSP_POWERC							
21	DSP_GND							
22	CLOCK_GEN3							
23	CLOCK GEN2							
24	DDR3							
25	DDR3_ECC							
26	USB-JTAG							
27	Gigabit Ethernet PHY							
28	RJ45/MISC							
29	Connectors for HyperLink & Debug							
30	FPGA_XC3S200AN_A							

Page	Description							
31	FPGA_XC3S200AN_B							
32	FPGA_XC3S200AN_C							
33	Power ucd9222							
34	Power_1.2V/1.8V/2.5V/0.75V							
35	Power_VCC5 / VCC3V3_AUX							
36	Power VCC1V5							
37	History_0							
38								
39								



BLOCK DIAGRAM AMC AMC Board SBW_MMC1 NAND FLASH JTAG DDR3(ECC) FPGA JTAG JTAG HyperLink CONN. NAND512R3A2DZA +V3.3_MP SPI EEPROM 128k-bit 00000000 1. 1Gb X 16 iPass+HD 512Mb 64M X8) DDR3 -1333 **AMC_State**to FPGA IPMB-L 2. 1Gb X 8 AT25128B 1. 64M X 16 / 512MB SYSPG_D1 LED HyperLink EMIF (MSP430) 2. 128M X 16 / 1GB DDR3-1333 JTAG ROM SPI DDR3 Hyper Link EMIF User controlled LED - 4 SPI Flash NOR 128M-bit SGMIIx1 **DSP** MAC0 DEBUG LED N25Q128A21BSF40F #0 PCIEx2 TMS320C6678 PCIEX SPI DSP_SPI#1 SPI SRIOx4 CLK#1 FPGA XC3S200AN SRIOx GPIO[0:15] GPIO CDCE62005 DSP GPIO TSIPx2 TSIPx2 (XILINX) Level-Shifter

EMU[2:17]

JTAG&EMU[0:1]

SWITCH

(TS3L301)

DIP SW BM_GPIO(0~15) /

Power Control

FT2232HL CH-B

PCIESSEN / User define

60-Pin EMU CONN.

DSP UART

EMU[2:17]

SWITCH SSUITCH (TS3L301)

JTAG & EMU[0:1]

Miscellaneous I/O 80 Pin conn. Signal

DSP_SGMII_P1 & MDIO

DIP_SWITCH

Sequence

Control

CLK_SPI2

CLK_SPI3

GPIO[0:15]

USB

Miscellaneous I/O conn.

CLK#2

CDCE62005

ENET PHY 88E1111-B2

PIN	Port mapping
02	EMIFA00
04	EMIFA01
06	EMIFA02
08	EMIFA03
10	EMIFA04
12	EMIFA05
14	EMIFA06
16	EMIFA07
18	EMIFA08
20	EMIFA09
22	EMIFA10
24	EMIFA11
26	EMIFA12
28	EMIFA13
30	EMIFA14
32	EMIFA15
34	EMIFA16
36	EMIFA17
38	EMIFA18
	1

EMIFA19

RJ45

Mini-USB

PIN	Port mapping					PIN	Port mapping
42	EMIFA20	Ī⊏	2	1	þ	01	GND
44	EMIFA21				E	03	SDA
46	EMIFA22	I⊏			F	05	SCL
48	EMIFA23	l=			F	07	EMIFD0
50	GPIO00	Ī⊏			F	09	EMIFD1
52	GPIO01	ᄐ			E	11	EMIFD2
54	GPIO02				F	13	EMIFD3
56	GPIO03	1=			E	15	EMIFD4
58	GPIO04	┇			F	17	EMIFD5
60	GPIO05	1=			F	19	EMIFD6
62	GPIO06	Ī≡			F	21	EMIFD7
64	GPIO07	1=			E	23	EMIFD8
66	GPIO08	ΙΞ			F	25	EMIFD9
68	GPIO09	1=			E	27	EMIFD10
70	GPIO10	[=			F	29	EMIFD11
72	GPIO11	lΞ			E	31	EMIFD12
74	GPIO12	[⊏			F	33	EMIFD13
76	GPIO13	1=			E	35	EMIFD14
78	GPIO14	=			F	37	EMIFD15
80	GPIO15	-	80	79	Р	39	EMIFCE1Z

PIN	Port mapping
41	EMIFCE2Z
43	EMIFBE0z
45	EMIFBE1z
47	EMIFOEz
49	EMIFWEz
51	EMIFRnW
53	EMIFWAIT1
55	TIMIO
57	TIMO0
59	TIMI1
61	TIMO1
63	SSPMISO
65	SSPMOSI
67	SSPCS1
69	SSPCK
71	UARTTXD
73	UARTRXD
75	UARTRTS
77	UARTCTS
79	GND

AMC Port mapping

NU Resistors

POWER 12V

RAM

FPGA PHY

00000

UCD9222 PMbus

Others

PWR CONN

AMC JTAG

DSP_I2C

EEPROM

128k-byte M24M01-HRMN6TP

Power Control

COM1 connector

2.54mm

RS232 MAX3221EAE

000

I2C


UART


DSP_UART

MAC1

MDIO

PIN	Port mapping	PIN	Port mapping
TCLKA	TSIP_CLK0	11	SRIO_4
TCLKB	TSIP_CLK1	12	TSIP0 [03]
FCLKA	100MHz	13	TSIP1 [03]
00	SGMII	14	
01		15	Alternate I2C link
02		16	
03		TCLKC	TSIP_FS0
04	PCI-E_1	TCLKD	TSIP_FS1
05	PCI-E_2	17	
06		18	
07		19	
08	SRIO_1	20	
09	SRIO_2		AMC_JTAG
10	SRIO_3		








POWER CONSUMPTION


						Max. Power Design		Operating (for Thermal)			
	v	I	Qty	Isub.	Efficiency	Pd (W)	I12V	I3vsb	Utilization	Pd (W)	Note
CVDD (12V>1.0V)				8.000			0.741				UCD9222 + UCD7242
TMS320C6678	1.00	8.000	1	8.000	90%	8.889	0.741	x	70%	6.222	
VCC1V0 (12V>1.0V)				5.000			0.463				
TMS320C6678	1.00	5.000	1	5.000	90%	5.556	0.463	x	70%	3.889	
VCC1V5 (12V>1.5V)				2.300			0.319				TPS54620
TMS320C6678	1.50	0.850	1	0.850	90%	1.417	0.118	x	70%	0.992	
DDR3	1.50	0.240	5	1.200	90%	2.000	0.167	x	100%	2.000	
VCC0V75 (VTT for DDR3) 1.5V>0.75V							x				TPS51200
DDR3	0.75	0.050	5	0.250	45%	0.417	0.035	x	70%	0.292	
VCC3V3_AUX (12V>3.3V_AUX)				2.484			0.748				TPS54620
FPGA	3.30	0.024	1	0.024	85%	0.093	0.008	x	70%	0.065	
XDS560V2 Mazzenine Board	3.30	0.300	1	0.300	85%	1.165	0.097	x	70%	0.815	
FT2232H	3.30	0.210	1	0.210	85%	0.815	0.068	x	70%	0.571	
Others	3.30	0.660	1	0.660	85%	2.562	0.214	x	70%	1.794	
VCC1V8_AUX (3.3V_AUX>1.8V_AUX)							x				TPS73701DCQ
FPGA	1.80	0.200	1	0.200	46%	0.783	0.065	x	70%	0.548	
Others	1.80	0.100	1	0.100	46%	0.391	0.033	x	70%	0.274	
VCC1V8 (3.3V_AUX>1.8V)							×				TPS73701DCQ
TMS320C6678	1.80	0.330	1	0.330	46%	1.291	0.108	x	70%	0.904	
FT2232H	1.80	0.075	1	0.075	46%	0.293	0.024	x	70%	0.205	
VCC1V2_AUX (3.3V_AUX>1.2V_AUX)							×				TPS73701DCQ
FPGA	1.20	0.125	1	0.125	30%	0.500	0.042	x	70%	0.350	
88E1111	1.00	0.250	1	0.250	90%	0.278	0.023	×	70%	0.194	
VCC2V5 (3.3V_AUX>2.5V)							×				TPS73701DCQ
88E1111	2.50	0.210	1	0.210	65%	0.808	0.067	×	70%	0.565	
VCC5 (12V>5V)				1.000			0.490				TPS54231
XDS560V2 Mazzenine Board	5.00	1.000	1	1.000	85%	5.882	0.490	x	70%	4.118	
VCC3V3_MP_AMC (150mA)				0.048			×	0.048			
MMC_MSP430	3.30	0.048	1	0.048	100%	0.158	×	0.048	70%	0.111	
Total power consumption						Pmax.	I12V	I3VSB		Pop.	
						33.298	2.762	0.096		23.909	






































TSIPO, 1











0.9V - 1.1V (Smart Reflex) Place near to DSP C569 100uF 6.3V C265 47uF 6.3V C266 47uF 6.3V Place near to DSP pins CVDD 42 CVDD 43 CVDD 45 CVDD 46 CVDD 46 CVDD 47 CVDD 48 CVDD 47 CVDD 48 CVDD 50 CVD 50 0.9V - 1.1V SMARTREFLEX CORE SUPPLY C584 0.1uF 16V C263 0.1uF 16V C572 = 0.1uF 16V C576 0.1uF 16V C579 0.1uF 16V C580 0.1uF 16V C583 = 0.1uF 16V Place near to DSP pins C251 = 0.01uF 16V C252 = 0.01uF 16V C253 0.01uF 16V C254 = 0.01uF 16V C255 0.01uF 16V C256 0.01uF 16V C257 0.01uF 16V C586 0.01uF 16V C587 0.01uF 16V C588 0.01uF 16V C589 0.01uF 16V C590 0.01uF 16V C591 = 0.01uF 16V C592 = 0.01uF 16V C593 = 0.01uF 16V C594 0.01uF 16V C250 = 0.01uF 16V C595 = 0.01uF 16V Place near to DSP pins C239 560pF 50V C240 560pF 50V C241 560pF 50V C242 560pF 50V C245 560pF 50V C246 560pF 50V C238 560pF 50V pinout_rev0_3_2_customer VCC1V0 Place near to DSP C404 100uF 6.3V C402 100uF 6.3V Place near to DSP pins VCC1V0 C279 C280 0.01uF 0.01uF 16V C281 C282 0.01uF 0.01uF 16V 16V 1.0V CORE MEMORY SUPPLY Place near to DSP pins pinout_rev0_3_2_customer C285 0.1uF 16V C273 560pF 50V C274 560pF 50V Designed for TI by ADVANTECH TEXAS INSTRUMENTS ADVANTECH DSP_POWERB A102-1 DSPM-8301E

1.0V & 1.5V for Serdes





Designed for Ti by ADVANTECH

TITLE

TEXAS INSTRUMENTS

DSP_POWERC

Size

Document Number


C

DSPM-8301E


A102-1


Bate: Thursday, May 12 2011


Steet 20 of 40




CLOCK GEN3 VCCPLLA3C O+ VCCPLLA3B O VCC3V3_AUX VCC3V3_AUX VCC_VCO3B O+ C337 0.1uF 16V C341 0.1uF 16V C342 0.1uF 16V C343 0.1uF 16V C339 0.1uF 16V C345 0.1uF 16V C348 1uF 6.3V VCC_AUXOUT VCC_IN_PRI VCC_IN_PRI VCC_IN_PRI VCC_OUT VC 100.00MHz VCC3V3_AUX VCC_VCO3A VCCPLLA3C C349 0.1uF 16V C351 0.1uF 16V 312.5MHz SRIOSGMIICLKP [17] SRIOSGMIICLKN [17] 312.5MHz PASSCLKP [17] OUT PASSCLKN [17] 100.00MHz TI_CDCE62005RGZT C357 0.1uF 16V C359 0.1uF 16V C361 1uF 6.3V 4 C362 1uF 6.3V 38 REG_CAP1 REG_CAP2 37 CLOCK3 PLL LOCK DUT CLOCK3_PLL_LOCK [31] PLL_LOCK →O VCCPLLA3A VCC3V3 AUX O-C363 0.1uF 16V 2200pF 4822828282828828828828882888 Designed for TI by ADVANTECH TEXAS INSTRUMENTS ADVANTECH DSP_CLOCK_GEN3 DSPM-8301E A102-1












Sep.21.2010:

There are two combinations of DDR3 on ECC: 3.a. 512MB: (1Gb, X16) 5pcs 3.b. 1024MB: (2Gb, X16) 4pcs & (1Gb X8, ECC) 1pcs













IPASS+HD for HyperLink Bus connection



Pin Header for debug

the interfaces on the 80-pin header are all 1.8V LVCMOS except for the UART which is 3.3V LVCMOS



Designed for TI by ADVANTECH

Title


Connectors for HyperLink & Debug


Document Number


DSPM-8301E


Rev


A102-1
















(Over all tolerance is 5%, DC tolerance is 2.5%) +++output capacitor Calculation+++ Cout>(2*delta(lout))/(Fsw*delta(Vout)) Cout>(2*3/(840kHz*0.0825) Cout>~87uF


Reference Capacitor=100uF


+++Inductor Calculation+++ L = (Vin - Vout)/(Iout * Kind) * (Vout/(Vin * Fsw) L = ((12 - 3.3)/(3A * 0.3) * (3.3 / (12 * 840kHz))

L = 9.67 * 0.33u L = ~3.2 uH

Reference Inductor 3.3uH

VCC5





+++output capacitor Calculation+++

$$C_{O \text{ min}} = 1/(2 \times \pi \times R_O \times F_{CO \text{ max}})$$

Cout=1/(2 * 3.14 * 5 * 25K)

Cout=1.3 uf

Reference Capacitor=100uF

L = ((7.6/0.3) * (5 / (7239K))


L = (25.3) * (0.69M)

L = 17.5uH

Reference Inductor 22uH







Vout=0.8 V*(R1/R2+1)
1.52=0.8 V*(9.09k/10k+1)

(Over all tolerance is 5% ,DC tolerance is 2.5%) (KIND=0.3)

+++output capacitor Calculation+++
Cout=(2*delta(lout))/(Fsw*delta(Vout))
Cout=(2*2.5A)/(840kHz*0.0375)
Cout=~159uF

+++Inductor Calculation+++ L = (Vin - Vout)/(Iout * Kind) * Vout/(Vin * Fsw) L = (12 - 1.5)/(2.5A * 0.3) * 1.5 / (12 * 840kHz) L = \sim 2.08uH

Reference Capacitor=200uF

Reference Inductor 3.3uH

IN VCC1V5_EN [30]

