


# CSL 301

## OPERATING SYSTEMS

### Lecture 12

#### Smaller Page Tables

Instructor  
Dr. Dhiman Saha



## Space overheads

Issue 1

Storing PT in memory wastes valuable memory space.

## > Factor 2 slow down

Issue 2

For every memory reference, paging requires us to perform one extra memory reference in order to first fetch the translation from the page table

## Solves one issue with Paging

- ▶ Effective access time is decreased

## Solves one issue with Paging

- ▶ Effective access time is decreased

However

- ▶ Issue of TLB Coverage

## Solves one issue with Paging

- ▶ Effective access time is decreased

However


- ▶ Issue of TLB Coverage

Does not solve

- ▶ Issue of storing large PT in memory

## Attempt #7: Smaller Page Tables

Do we have any assumption?





## Linear Page Tables

Simple array-based page tables are too big, taking up far too much memory on typical systems.

- ▶ Recall the space consumption for 32-bit address space with 4KB pages
- ▶ How can we make page tables smaller?
- ▶ What are the key ideas?
- ▶ What inefficiencies arise as a result of these new data structures?

Lets do the math

32-bit address space with **16KB** pages

- ▶ Whats the reduction?
- ▶ And whats the problem?

## Lets do the math

32-bit address space with **16KB** pages

- ▶ Whats the reduction?
- ▶ And whats the problem?

## Problem

- ▶ Waste within each page
- ▶ **Internal Fragmentation**
- ▶ The waste **internal** to the unit of allocation

## Lets do the math


32-bit address space with **16KB** pages

- ▶ Whats the reduction?
- ▶ And whats the problem?

- ▶ Common page-sizes: 4KB (as in x86) or 8KB (as in SPARCv9)

Lets get the intuition using an example

# A 16KB Address Space With 1KB Pages



# A Page Table For 16KB Address Space

PFN	valid	prot	present	dirty
10	1	r-x	1	0
-	0	—	-	-
-	0	—	-	-
-	0	—	-	-
23	1	rw-	1	1
-	0	—	-	-
-	0	—	-	-
-	0	—	-	-
-	0	—	-	-
-	0	—	-	-
-	0	—	-	-
-	0	—	-	-
-	0	—	-	-
-	0	—	-	-
28	1	rw-	1	1
4	1	rw-	1	1

Note

Most of the page table is unused, full of **invalid** entries.

Why **single** page table for the entire address space of the process?

Combining paging and segmentation



Why **single** page table for the entire address space of the process?

Combining paging and segmentation

- ▶ Different segments

Why **single** page table for the entire address space of the process?

Combining paging and segmentation


- ▶ Different page table for each segment

Why **single** page table for the entire address space of the process?

Combining paging and segmentation

- ▶ What hardware support is needed?
- ▶ What OS needs to do at context switch?


# Address Translation




```
SN          = (VirtualAddress & SEG_MASK) >> SN_SHIFT
VPN         = (VirtualAddress & VPN_MASK) >> VPN_SHIFT
AddressOfPTE = Base[SN] + (VPN * sizeof(PTE))
```

## Note

The use of one of three segment base registers instead of the single page table base register.



Combined segmentation and paging with segment table



Will happen in hybrid approach too

Memory accesses beyond the end of the segment will generate an exception

## Recall the issues with segmentation

- ▶ Address space usage
- ▶ External Fragmentation

## Aim

How to get rid of all invalid regions in the page table instead of keeping them all in memory?

## Use a hierarchical approach

## Idea

- ▶ First, chop up the page table into page-sized units
- ▶ If an entire page of page-table entries (PTEs) is invalid, don't allocate that page of the page table at all


## New structure

## The page directory.

To track whether a page of the page table is valid (and if valid, where it is in memory)



# Hierarchical Approach



Linear Page Table

PTBR 201

valid	prot	PFN	
1	rx	12	PFN 201
1	rx	13	
0	-	-	
1	rw	100	
0	-	-	PFN 202
0	-	-	
0	-	-	
0	-	-	
0	-	-	PFN 203
0	-	-	
0	-	-	
0	-	-	
0	-	-	PFN 204
0	-	-	
1	rw	86	
1	rw	15	

Multi-level Page Table

PDBR 200

valid	PFN	
1	201	PFN 200
0	-	
0	-	
1	204	

The Page Directory

valid	prot	PFN	
1	rx	12	PFN 201
1	rx	13	
0	-	-	
1	rw	100	

[Page 1 of PT: Not Allocated]

---

[Page 2 of PT: Not Allocated]

---

valid	prot	PFN	
0	-	-	PFN 204
0	-	-	
1	rw	86	
1	rw	15	

Note the role of valid bit in PD




- ▶ Incorporates address apace usage

- ▶ Easier memory allocation

Compare linear PT allocation

- ▶ Additional level of indirection through PD
- ▶ Allows placing **page-table pages** at different locations in physical memory.



Practice

Example from OSTEP

## Note

The control flow in address translation on TLB Miss


- ▶ How many memory accesses we need to make?
  - ▶ **Space-Time Trade Off**
- ▶ Complexity w.r.t. linear PT



```
1  VPN = (VirtualAddress & VPN_MASK) >> SHIFT
2  (Success, TlbEntry) = TLB_Lookup(VPN)
3  if (Success == True)    // TLB Hit
4      if (CanAccess(TlbEntry.ProtectBits) == True)
5          Offset    = VirtualAddress & OFFSET_MASK
6          PhysAddr = (TlbEntry.PFN << SHIFT) | Offset
7          Register = AccessMemory(PhysAddr)
8      else
9          RaiseException(PROTECTION_FAULT)
10 else    // TLB Miss
11     // first, get page directory entry
12     PDIndex = (VPN & PD_MASK) >> PD_SHIFT
13     PDEAddr = PDBR + (PDIndex * sizeof(PDE))
14     PDE      = AccessMemory(PDEAddr)
15     if (PDE.Valid == False)
16         RaiseException(SEGMENTATION_FAULT)
17     else
18         // PDE is valid: now fetch PTE from page table
19         PTIndex = (VPN & PT_MASK) >> PT_SHIFT
20         PTEAddr = (PDE.PFN << SHIFT) + (PTIndex * sizeof(PTE))
21         PTE      = AccessMemory(PTEAddr)
22         if (PTE.Valid == False)
23             RaiseException(SEGMENTATION_FAULT)
24         else if (CanAccess(PTE.ProtectBits) == False)
25             RaiseException(PROTECTION_FAULT)
```

# What about more levels?

How does the complexity increase?



## Idea

A **single page table** that has an entry for each physical page of the system.

- ▶ The entry tells us which process is using this page, and
- ▶ Which virtual page of that process maps to this physical page.

## Point to Ponder

## Idea

A **single page table** that has an entry for each physical page of the system.

- ▶ The entry tells us which process is using this page, and
- ▶ Which virtual page of that process maps to this physical page.

## Point to Ponder

- ▶ How would you now find an entry?

## Idea

A **single page table** that has an entry for each physical page of the system.

- ▶ The entry tells us which process is using this page, and
- ▶ Which virtual page of that process maps to this physical page.

## Point to Ponder

- ▶ How would you now find an entry?
- ▶ Will the PT technique work?

## Idea

A **single page table** that has an entry for each physical page of the system.

- ▶ The entry tells us which process is using this page, and
- ▶ Which virtual page of that process maps to this physical page.

## Point to Ponder

- ▶ How would you now find an entry?
- ▶ Will the PT technique work?
- ▶ Is there a speed issue?

## Idea

A **single page table** that has an entry for each physical page of the system.


- ▶ The entry tells us which process is using this page, and
- ▶ Which virtual page of that process maps to this physical page.

## Point to Ponder

- ▶ How would you now find an entry?
- ▶ Will the PT technique work?
- ▶ Is there a speed issue?
- ▶ What is the scalability advantage of such a setting?



# Inverted Page Tables



## HomeWork

How address translation takes place here?



## Attempt #8: Swapping Pages to Disk

Page Faulting Mechanism

# Page Fault Control Flow

