ECEN2350 – Project 2, Checkpoint Submission 1 Fall, 2020

Due Friday, October 16th, end of day (0 points if late) 15 points

The checkpoint submissions are not very subtle incentive for you to begin work early on your project, and make progress through the project. Please submit only a single .pdf file, by pasting the requested information into this document. Do not submit individual Verilog or simulation output files.

Use this file as a template, and save your final document as a .pdf file, which you will upload to Canvas.

Turn in this checkpoint submission even if you do not have a completed Day of the Year counter.

1. (7 points) Verilog design code for your Day of the Year counter (1 - 99). You may either paste your code into this document or paste a screenshot of your code into this document.

```
module day counter (ADC CLK 10, reset, LED0, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5);
    input ADC_CLK_10;
    input reset;
    output wire LED0;
    output [7:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
    wire [3:0] off = 4'b1111;
    reg [7:0] BCD = 8'b0000_0001;
    wire clk;
    seg7_decoder seg7_decoder_inst_5(.in(BCD[7:4]), .out(HEX5));
    seg7_decoder seg7_decoder_inst_4(.in(BCD[3:0]), .out(HEX4));
    seg7_decoder seg7_decoder_inst_3(.in(off), .out(HEX3));
    seg7 decoder seg7 decoder inst 2(.in(off), .out(HEX2));
    seg7_decoder seg7_decoder_inst_1(.in(off), .out(HEX1));
    seg7_decoder seg7_decoder_inst_0(.in(off), .out(HEX0));
    clk_div clk_div_inst (.clk_in(ADC_CLK_10), .clk_out(clk), .led(LED0));
    always @ (posedge clk or negedge reset)
        if (reset == 0)
            BCD[3:0] <= 1;
            BCD[7:4] \leftarrow 0;
        else if (BCD[3:0] < 9)
            BCD[3:0] \leftarrow BCD[3:0] + 1;
        else if (BCD[7:4] == 9 && BCD[3:0] == 9)
            BCD[3:0] <= 1;
            BCD[7:4] \leftarrow 0;
            BCD[3:0] \leftarrow 0;
            BCD[7:4] \leftarrow BCD[7:4] + 1;
```

```
module clk_div (clk_in, clk_out, led);
         input clk in;
         output reg clk_out;
         output reg led;
         //parameter div = 5000000;
         parameter div = 2;
         reg [22:0] counter = 23'd1;
         always @ (posedge clk_in)
         begin
              counter <= counter + 23'd1;</pre>
11
              if (counter >= div)
12
                  counter <= 23'd1;</pre>
              clk_out <= (counter <= div/2) ? 1'b0 : 1'b1;
              led <= clk_out;</pre>
         end
     endmodule
17
```

2. (5 points) Verilog testbench code for you Day of the Year. You may either paste your code into this document or paste a screenshot of your code into this document.

```
timescale 1 ns / 1 ps
module tb_day();
   reg [1:0] KEY = 2'b01;
   reg ADC_CLK_10 = 0;
   wire LED0 = 0;
   wire [7:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
       .ADC_CLK_10(ADC_CLK_10),
       .reset(KEY[0]),
       .LED0(LED0),
       .HEX0(HEX0),
       .HEX1(HEX1),
       .HEX2(HEX2),
       .HEX3(HEX3),
       .HEX4(HEX4),
        .HEX5(HEX5)
       $dumpfile("output_day.vcd");
   $dumpvars;
           ADC_CLK_10 = \sim ADC_CLK_10;
       #10 ADC_CLK_10 = ~ADC_CLK_10;
       #10 ADC CLK 10 = ~ADC CLK 10;
       #10 ADC_CLK_10 = ~ADC_CLK_10;
       #10 ADC_CLK_10 = ~ADC_CLK_10;
       #10 ADC_CLK_10 = ~ADC_CLK_10; KEY[0] = 0;
       $monitor($time, " 1-99: %b%b, clock_in: %d, clock_out: %d, reset: %d", HEX5, HEX4, ADC_CLK_10, LED0, KEY[0]);
```

3. (3 points) Paste a screenshot of your GTKWave simulation output into this document

