


N-channel 30 V, 1.4 mΩ typ., 35 A STripFET F5 Power MOSFET in a PowerFLAT 5x6 package



PowerFLAT 5x6



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STL150N3LLH5	30 V	1.75 mΩ	35 A ⁽¹⁾

- 1. The value is rated according $R_{thj-pcb}$.
- Low on-resistance R_{DS(on)}
- · High avalanche ruggedness
- · Low gate drive power loss

Applications

Switching applications

Description

This N-channel Power MOSFET is developed using the STripFET F5 technology and has been optimized to achieve very low on-state resistance, contributing to a FoM that is among the best in its class.



Product status link STL150N3LLH5

Product summary			
Order code STL150N3LLH5			
Marking	150N3LH5		
Package	PowerFLAT 5x6		
Packing	Tape and reel		



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	30	V
V _{GS}	Gate-source voltage	±22	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	195	A
ID.	Drain current (continuous) at T _C = 100 °C	122	
I _D ⁽²⁾	Drain current (continuous) at T _{pcb} = 25 °C	35	A
ID.	Drain current (continuous) at T _{pcb} = 100 °C	21.8	
I _{DM} ⁽³⁾	Drain current (pulsed)	140	А
P _{TOT} ⁽¹⁾	P _{TOT} ⁽¹⁾ Total power dissipation at T _C = 25 °C		W
P _{TOT} ⁽²⁾	Total power dissipation at T _{pcb} = 25 °C	4	W
T _{stg}	T _{stg} Storage temperature range		°C
T _J	Operating junction temperature range	-55 to 150	

- 1. This value is rated according to R_{thj-c} .
- 2. This value is rated according to $R_{thj-pcb}$.
- 3. Pulse width is limited by safe operating area.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	1.1	°C/W
R _{thj-pcb} ⁽¹⁾	R _{thj-pcb} ⁽¹⁾ Thermal resistance junction-pcb		C/VV

^{1.} When mounted on a 1-inch 2 FR-4 board, 2oz Cu, t < 10 s.

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AV}	Not-repetitive avalanche current (pulse width limited by T _J max) 17		Α
E _{AS}	Single pulse avalanche energy (starting $T_J = 25 ^{\circ}C$, $I_D = I_{AV}$, $V_{DD} = 24 V$)		mJ

DS5565 - Rev 7 page 2/17



2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	30			V
l	Zoro goto voltago drain ourrent	V _{GS} = 0 V, V _{DS} = 30 V			1	μA
DSS	I _{DSS} Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 30 V, T _C = 125 °C			10	μA
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±22 V			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1	1.55	2.2	V
Proc	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 17.5 A		1.4	1.75	mΩ
R _{DS(on)}		V _{GS} = 4.5 V, I _D = 17.5 A		1.9	2.4	mΩ

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	5800	-	
C _{oss}	Output capacitance	$V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$	-	1147	-	pF
C _{rss}	Reverse transfer capacitance			127	-	
Qg	Total gate charge	V _{DD} = 15 V, I _D = 35 A, V _{GS} = 4.5 V	-	40	-	
Q _{gs}	Gate-source charge	(see Figure 13. Test circuit for gate	-	13.4	-	nC
Q _{gd}	Gate-drain charge	charge behavior)		14.9	-	
R _g	Gate input resistance	f = 1 MHz, gate DC Bias = 0 V, test signal level = 20 mV, I _D = 0 V	-	1.1	-	Ω

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 15 V, I _D = 17.5 A,	-	17.2	-	
t _r	Rise time	$R_{G} = 4.7 \Omega, V_{GS} = 10 V$	-	30.8	-	
t _{d(off)}	Turn-off delay time	(see Figure 12. Test circuit for resistive load switching times and	-	65.8	-	ns
t _f	Fall time	Figure 17. Switching time waveform)	-	47.8	-	

DS5565 - Rev 7 page 3/17



Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		35	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		140	Α
V _{SD} ⁽²⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 35 A	-		1.1	V
t _{rr}	Reverse recovery time	I _{SD} = 35 A, di/dt = 100 A/μs, V _{DD} = 25 V (see Figure 14. Test circuit for inductive load switching and diode recovery times)	-	43.8		ns
Q _{rr}	Reverse recovery charge		-	46		nC
I _{RRM}	Reverse recovery current		-	2.1		Α


^{1.} Pulse width limited by safe operating area.

DS5565 - Rev 7 page 4/17

^{2.} Pulsed: pulse duration = $300 \mu s$, duty cycle 1.5%.



2.1 Electrical characteristics (curves)







Figure 3. Output characteristics






Figure 5. Normalized B_{VDSS} vs temperature





Figure 6. Static drain-source on-resistance



DS5565 - Rev 7 page 5/17



Figure 7. Gate charge vs gate-source voltage




Figure 8. Capacitance variations




Figure 9. Normalized gate threshold voltage vs temperature




Figure 10. Normalized on-resistance vs temperature





Figure 11. Source-drain diode forward characteristics



DS5565 - Rev 7 page 6/17



3 Test circuits

Figure 12. Test circuit for resistive load switching times




Figure 13. Test circuit for gate charge behavior




Figure 14. Test circuit for inductive load switching and diode recovery times




Figure 15. Unclamped inductive load test circuit




Figure 16. Unclamped inductive waveform





Figure 17. Switching time waveform



DS5565 - Rev 7 page 7/17



4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 PowerFLAT 5x6 type C package information


Figure 18. PowerFLAT 5x6 type C package outline

D3

D5

Bottom view

D4



Side view

Top view

8231817_typeC_Rev20

DS5565 - Rev 7 page 8/17



Table 8. PowerFLAT 5x6 type C package mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
Α	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.20
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.20
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
е		1.27	
E	5.95	6.15	6.35
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.75	0.90	1.05
K	1.05		1.35
L	0.725		1.025
L1	0.05	0.15	0.25
θ	0°		12°


DS5565 - Rev 7 page 9/17



PowerFLAT 5x6 type C SUBCON package information 4.2

BURR SIDE

Figure 19. PowerFLAT 5x6 type C SUBCON package outline



8472137_SUBCON_998G_REV4

ΫΙΕW

TOP

DS5565 - Rev 7 page 10/17



Table 9. PowerFLAT 5x6 type C SUBCON package mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
Α	0.90	0.95	1.00
A1		0.02	
b	0.35	0.40	0.45
b1		0.30	
С	0.21	0.25	0.34
D			5.10
D1	4.80	4.90	5.00
D2	4.01	4.21	4.31
е	1.17	1.27	1.37
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.54	3.64	3.74
E4	0.15	0.25	0.35
E5	0.26	0.36	0.46
Н	0.51	0.61	0.71
K	0.95		
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
L2			0.10
Р	1.00	1.10	1.20
θ	8°	10°	12°

DS5565 - Rev 7 page 11/17



0.65 (x4) -1.27 -3.81

Figure 20. PowerFLAT 5x6 recommended footprint (dimensions are in mm)


8231817_FOOTPRINT_simp_Rev_20

DS5565 - Rev 7 page 12/17



4.3 PowerFLAT 5x6 packing information

Figure 21. PowerFLAT 5x6 tape (dimensions are in mm)




- Ao 6.30 +/- 0.1
 Bo 5.30 +/- 0.1
 Ko 1.20 +/- 0.1
 F 5.50 +/- 0.1
 P1 8.00 +/- 0.1
- (I) Measured from centreline of sprocket hole to centreline of pocket.
- (II) Cumulative tolerance of 10 sprocket holes is ±0.20.
- (III) Measured from centreline of sprocket hole to centreline of pocket

Base and bulk quantity 3000 pcs All dimensions are in millimeters

8234350_Tape_rev_C

Figure 22. PowerFLAT 5x6 package orientation in carrier tape



DS5565 - Rev 7 page 13/17



PART NO.

R25.00

R25.

Figure 23. PowerFLAT 5x6 reel

8234350_Reel_rev_C

DS5565 - Rev 7 page 14/17



Revision history

Table 10. Document revision history

Date	Revision	Changes
22-Oct-2007	1	First release
01-Apr-2008	2	Document status promoted from preliminary data to datasheet
23-Sep-2008	3	V _{GS} value has been changed on <i>Table 2</i> and <i>Table 5</i>
24-Jan-2020	4	V _{GS(th)} value has been changed on <i>Table 5</i>
12-Jun-2009	5	Section 4: Package mechanical data has been updated.
		Minor text changes.
	1 6	- Modified: Figure 1 and marking in Table 1
05-Oct-2011		– Modified: I _D value in <i>Figure 11</i>
03-001-2011	0	- Updated: Figure 13, 14, 15 and 16
		- Updated: Section 4: Package mechanical data
12-Feb-2020	7	Updated Section 4 Package information.
12-F60-2020	/	Minor text changes.

DS5565 - Rev 7 page 15/17



Contents

1	Elect	rical ratings	2
2 Electrical characteristics		trical characteristics	3
	2.1	Electrical characteristics (curves)	5
3	Test	circuits	7
4	Package information		8
	4.1	PowerFLAT 5x6 type C package information	8
	4.2	PowerFLAT 5x6 type C SUBCON package information	9
	4.3	PowerFLAT 5x6 packing information	. 12
Rev	evision history		



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics - All rights reserved

DS5565 - Rev 7 page 17/17