

○ Chapter 6

- MOSFET Operation
 - Capacitance
 - Accumulation
 - Depletion
 - Inversion
 - IV Characteristics
 - Linear
 - Saturation
 - Spice Models
 - Short Channel
 - LDD
 - Scaling
 - Hot Carriers
 - Oxide Breakdown
 - DIBL
 - Body Effect
 - Gate Tunneling

○ Capacitance - Accumulation

○ DESCRIPTION

- NFET, $V_{GS} < 0$ ATTRACTS + HOLES
- MAJORITY CARRIERS AT SURFACE

– GATE TO BULK CAPACITANCE

- POLY GATE
- P+ HOLES AT SURFACE
- $C_{GB} = \epsilon (L_{EFF}) (W_{DRAWN}) / t_{OX}$

– GATE TO SOURCE/DRAIN CAP

- POLY GATE
- N- ELECTRONS AT SURFACE
- $C_{GS} = \epsilon (L_{DIFF}) (W_{DRAWN}) / t_{OX}$

– SUBSTRATE RESISTANCE

- CANNOT NEGLECT

– WHAT IS NORMAL BIASING?




Figure 6.2 Cross-sectional view of a MOSFET operating in accumulation.

○ Capacitance - Depletion





Figure 6.3 Cross-sectional view of a MOSFET operating in depletion.

**Bottom Plate of Capacitor
is moving “down”, further
Into the substrate**

○ DESCRIPTION

- NFET, V_{GS} BETWEEN RANGES
- NEITHER CARRIER AT SURFACE
- IMMOBILE IONS LEFT
- GATE TO CHANNEL CAPACITANCE
 - POLY GATE
 - SOME N- ELECTRONS
 - APPROX $C = \epsilon A / t_{ox}$
- DEPL TO BULK CAPACITANCE
 - SOME N- ELECTRONS SURFACE
 - NO ANALYTICAL EQUATION
- GATE TO SOURCE/DRAIN CAP
 - POLY GATE
 - N+ ELECTRONS AT SURFACE
 - $C_{GS} = \epsilon (L_{DIFF} (W_{DRAWN}) / t_{OX}$
- WHAT IS OPERATING POINT?

○ Capacitance - Inversion



○ DESCRIPTION

- NFET, $V_{GS} > V_{tn}$
- N- ELECTRONS AT SURFACE
- GATE TO CHANNEL CAPACITANCE
 - POLY GATE
 - N- ELECTRONS
 - $C = \epsilon A / t_{ox}$
- GATE TO SOURCE/DRAIN CAP
 - POLY GATE
 - N+ ELECTRONS AT SURFACE
 - $C_{GS} = \epsilon (L_{DIFF} (W_{DRAWN}) / t_{OX}$
- WHAT IS OPERATING POINT?

○ CV CURVE




Figure 6.4 The variation of the gate capacitance with DC gate-source voltage.




Figure 6.5 Using the MOSFET as a capacitor.

○ DESCRIPTION

- KEEP IN MIND OPERATING POINT
- ACCUMULATION != GOOD CAP
 - SERIES RESISTANCE TO TAP
- CAN USE MOSFET AS CAP
 - SHORT SOURCE TO DRAIN
 - IF V_{GATE} CHANGES, VARACTOR
- SHOULD UNDERSTAND EACH CAP




Figure 6.6 MOSFET capacitances.

○ IV TERMINOLOGY

ID DRAIN CURRENT

→ IMPLIES DRAIN TO SOURCE (IDS)

WHERE ELSE WOULD CURRENT GO FROM-TO?

IDLIN IDS IN LINEAR REGION

IDSAT IDS IN SATURATION REGION

μ_n MOBILITY OF ELECTRONS

W WIDTH OF CHANNEL

L LENGTH OF CHANNEL (CT-CT DIRECTION)

C_{OX} GATE OXIDE CAPACITANCE

V_{GS} GATE TO SOURCE POTENTIAL

V_{tn} TRANSISTOR THRESHOLD FOR NFET

V_{DS} DRAIN TO SOURCE POTENTIAL

V_{DS-SAT} SATURATION VDS

V_{EFF} $V_{GS} - V_{TN}$, HOW FAR ABOVE THRESHOLD IS THE GATE

○ IV VS. VDS CURVE

○ DESCRIPTION

– LINEAR REGION

- CHANNEL IS INVERTED
- $V=IR$ IS LINEAR REGION

– SATURATION REGION

- CURRENT IS CONSTANT
- NO DEPENDENCE NO VDS

– TRANSITION REGION

- NEED FULL EQUATION

FROM
MARTIN




Figure 3.20 The I_D versus V_{DS} curve for an ideal MOS transistor. For $V_{DG} > -V_{tn}$, I_D is approximately constant.

Three regions of operation:

- Linear or Triode Region
- Saturation or Active Region
- Transition region

$V_{ds} \ll V_{eff}$

$V_{ds} > V_{eff}$

$V_{dg} \sim V_t$ or $V_{ds} \sim V_{eff}$

channel inverted

channel pinched off

beginning of pinch off

○ IDS vs. VDS (SATURATION)




Figure 6.11 Characteristics of a long-channel NMOS device.




Figure 6.10 The MOSFET in saturation (pinched off).

○ DESCRIPTION

– IDS vs. VDS, VARY VGS

- AS VGS INCR, R DECR
- V_{DSat} , WHERE PINCHOFF OCCURS
- $V_{GD} = V_T$ PINCHOFF



– TRANSCONDUCTANCE PARAM

- $K_{PN} = \mu_N C_{OX} = \mu_N \epsilon_{OX} / t_{OX} \sim 120 \mu A/V^2$
- $K_{PP} = \mu_P C_{OX} = \mu_P \epsilon_{OX} / t_{OX} \sim 40 \mu A/V^2$

– MOBILITY DIFFERENCES

- $\mu_N = 650 \text{ cm}^2 / \text{V sec}$
- $\mu_P = 250 \text{ cm}^2 / \text{V sec}$

IDS vs. VGS (BODY EFFECT) DESCRIPTION



V_{THN0} ($V_{SB} = 0$, no body effect)

Figure 6.13 Threshold voltage and body effect.




Figure 6.15 Qualitative description of body effect.

- IDS vs. VGS, VARY V_{SB}
 - DETERMINES V_t
 - BODY BIAS EFFECT
- BODY BIAS
 - AS V_{SB} INC, e- GO TO SOURCE
 - DEPL DEPTH INCR
 - HARDER TO INVERT SURFACE
- LOG IDS
 - SHOWS I_{off} LEAKAGE




Figure 6.14 How an NMOS can have body effect.




Figure 6.16 Drain current plotted from weak to strong inversion.

○ IV CURVE SUMMARY








Figure 6.19 Current-voltage characteristics for 50 nm MOSFETs.



○ DESCRIPTION

IDS VS. VDS, VARY VGS

- LINEAR, SATURATION REGIONS
- DOES NOT SHOW V_t
- MAY SHOW SHORT CH EFFECTS

IDS VS. VGS, VARY VSB

- SHOWS V_t
- SHOWS BODY EFFECT



IDS VS. VGS, LOG SCALE

- DOES NOT SHOWS V_t
- SHOWS OFF-STATE CURRENT
- SHOWS SSLP

SHORT CHANNEL EFFECTS (SCE)

- L_{eff} IS SMALLER THAN L_{drawn}
- USE LDD TO MITIGATE IMPACT
- DRAIN ENGINEERING

IDS vs. VGS EXAMPLES



DESCRIPTION

V_t VARIES WITH PROCESS

- SHAPE OF CURVE CHANGES
- V_t DERIVED AT MAX INFLECTION
 - SMALL OFFSET OF V_{ds} APPLIED

LOG SCALE SHOWS I_{off}

