

SHOP LEARN BLOG SERVICES

Logic Levels



TTL Logic Levels


A majority of systems we use rely on either 3.3V or 5 V TTL Levels. TTL is an acronym for Transistor-Transistor Logic. It relies on circuits built from bipolar transistors to achieve switching and maintain logic states. Transistors are basically fancy-speak for electrically controlled switches. For any logic family, there are a number of threshold voltage levels to know. Below is an example for standard 5V TTL levels:

V_{OH} -- Minimum OUTPUT Voltage level a TTL device will provide for a HIGH signal.

V_{IH} -- Minimum INPUT Voltage level to be considered a HIGH.

V_{OL} -- Maximum OUTPUT Voltage level a device will provide for a LOW signal.

V_{IL} -- Maximum INPUT Voltage level to still be considered a LOW.




You will notice that the minimum output HIGH voltage (V_{OH}) is 2.7 V. Basically, this means that output voltage of the device driving HIGH will always be at least 2.7 V. The minimum input HIGH voltage (V_{IH}) is 2 V, or basically any voltage that is at least 2 V will be read in as a logic 1 (HIGH) to a TTL device.

You will also notice that there is cushion of 0.7 V between the output of one device and the input of another. This is sometimes referred to as noise margin.

Likewise, the maximum output LOW voltage (V_{OL}) is 0.4 V. This means that a device trying to send out a logic 0 will always be below 0.4 V. The maximum input LOW voltage (V_{IL}) is 0.8 V. So, any input signal that is below 0.8 V will still be considered a logic 0 (LOW) when read into the device.

What happens if you have a voltage that is in between 0.8 V and 2 V? Well, your guess is as good as mine. Honestly, this range of voltages is undefined and results in an invalid state, often referred to as floating. If an output pin on your device is "floating" in this range, there is no certainty with what the signal will result in. It may bounce arbitrarily between HIGH and LOW.

Here is another way of looking at the input / output tolerances for a generic TTL device.



← PREVIOUS PAGE
ACTIVE-LOW AND ACTIVE-HIGH

VIEW AS A SINGLE PAGE

 $\begin{array}{c} \textbf{NEXT PAGE} \rightarrow \\ \textbf{3.3 V CMOS LOGIC LEVELS} \end{array}$