



LEGv8 Reference Data

CORE INSTRUCT	1011 561		OPCODE (Mara
NAME, MNEN	MONIC	MAT	(Hex)	OPERATION (in Verilog)	Notes
ADD	ADD	R	458	R[Rd] = R[Rn] + R[Rm]	
ADD Immediate	ADDI	I	488-489	R[Rd] = R[Rn] + ALUImm	(2,5
ADD Immediate & Set flags	ADDIS	1	588-589	R[Rd], $FLAGS = R[Rn] + ALUImm$	(1,2,5
ADD & Set flags	ADDS	R	558	R[Rd], $FLAGS = R[Rn] + R[Rm]$	()
AND	AND	R	450	R[Rd] = R[Rn] & R[Rm]	
AND Immediate	ANDI	1	490-491	R[Rd] = R[Rn] & ALUImm	(2.5
AND Immediate & Set flags	ANDIS	I	790-791	R[Rd], FLAGS = R[Rn] & ALUImm	(1,2,5
AND & Set flags	ANDS	R	750	R[Rd], $FLAGS = R[Rn] & R[Rm]$	(
Branch	В	В	0A0-0BF	PC = PC + BranchAddr	(3,
Branch conditionally	B.cond	CB	2A0-2A7	if(FLAGS=cond) PC = PC + CondBranchAddr	(4,
Branch with Link	BL	В	4A0-4BF	R[30] = PC + 4; PC = PC + BranchAddr	(3.5
Branch to Register	BR	R	6B0	PC = R[Rt]	
Compare & Branch if Not Zero	CBNZ	CB	5A8-5AF	if(R[Rt]!=0) PC = PC + CondBranchAddr	(4,9
Compare & Branch if Zero	CBZ	CB	5A0-5A7	if(R[Rt]==0) PC = PC + CondBranchAddr	(4,
Exclusive OR	ECR	R	650	$R[Rd] = R[Rn] ^ R[Rm]$	
Exclusive OR Immediate	EORI	I	690-691	$R[Rd] = R[Rn] ^ALUImm$	(2,
LoaD Register Unscaled offset	LDUR	D	7C2	R[Rt] = M[R[Rn] + DTAddr]	(:
LoaD Byte Unscaled offset	LDURB	D	1C2	R[Rt]={56'b0, M[R[Rn] + DTAddr](7:0)}	(
LoaD Half Unscaled offset	LDURH	D	3C2	R[Rt]={48'b0, M[R[Rn] + DTAddr] (15:0)}	(
LoaD Signed Word Unscaled offset	LDURSW	D	5C4	R[Rt] = { 32 { M[R[Rn] + DTAddr] [31] }, M[R[Rn] + DTAddr] (31:0) }	(:
LoaD eXclusive Register	LDXR	D	642	R[Rd] = M[R[Rn] + DTAddr]	(5,
Logical Shift Left	LSL	R	69B	$R[Rd] = R[Rh] \ll shamt$	
Logical Shift Right	LSR	R	69A	R[Rd] = R[Rn] >>> shamt	
MOVe wide with Keep	MOVK	IM	794-797	R[Rd] (Instruction[22:21]*16: Instruction[22:21]*16-15) = MOVImm	(6,9
MOVe wide with Zero	MOVZ	1M	694-697	R[Rd] = { MOVImm << (Instruction[22:21]*16) }	(6,
inclusive OR	ORR	R	550	$R[Rd] = R[Rn] \mid R[Rm]$	
nclusive OR mmediate	ORRI	1	590-591	$R[Rd] = R[Rn] \mid ALUImm$	(2,9
Tore Register Unscaled offset	STUR	D	7C0	M[R[Rn] + DTAddr] = R[Rt]	(5
Tore Byte Unscaled offset	STURB	D	1C0	M[R[Rn] + DTAddr](7:0) = R[Rt](7:0)	(5
Tore Half Unscaled offset	STURH	D	3C0	M[R[Rn] + DTAddr](15:0) = R[Rt](15:0)	(
Tore Word Inscaled offset	STURW	D	5C0	M[R[Rn] + DTAddr](31:0) = R[Rt](31:0)	(
Tore eXclusive Register	STXR	D	640	M[R[Rn] + DTAddr] = R[Rt]; R[Rm] = (atomic) ? 0 : 1	(5,7
UBtract	SUB	R	658	R[Rd] = R[Rn] - R[Rm]	
SUBtract mmediate	SUBI	1	688-689	R[Rd] = R[Rn] - ALUImm	(2.5
SUBtract immediate & Set lags	SUBIS	1	788-789	R[Rd], FLAGS = R[Rn] - ALUImm	(1,2,9
SUBtract & Set	SUBS	R	758	R[Rd]. $FLAGS = R[Rn] - R[Rm]$	

- ags
 (1) FLAGS are 4 condition codes set by the ALU operation: Negative, Zero, oVerflow, Carry
 (2) ALUImm = { 52'b0, ALU_immediate }
 (3) BranchAddr = { 36 {BR_address [25]}, BR_address, 2'b0 }
 (4) CondBranchAddr = { 43 {COND_BR_address [25]}, COND_BR_address, 2'b0 }
 (5) DTAddr = { 55 {DT_address [8]}, DT_address }
 (6) MOVImm = { 48'b0, MOV_immediate }
 (7) Atomic test&set pair; R[Rm] = 0 if pair atomic, 1 if not atomic
 (8) Operatode considered unstand overhead one for 2's computered.)

- Operands considered unsigned numbers (vs. 2's complement)
- Since I, B, and CB instruction formats have opcodes narrower than 11 bits, they occupy a range of 11-bit opcodes

(10) If neither is operand a NaN and Value1 == Value2, FLAGS = 4'b0110; If neither is operand a NaN and Value1 < Value2, FLAGS = 4'b1000; If neither is operand a NaN and Value1 > Value2, FLAGS = 4'b0010; If an operand is a Nan, operands are unordered

ARITHMETIC CORE INSTRUCTION SET

NAME, MNEMON	IC	FOR-	OPCODE/ SHAMT (Hex)	OPERATION (in Verilog)	Notes
Floating-point ADD Single	FADDS	R	0F1/0A	S[Rd] = S[Rn] + S[Rm]	
Floating-point ADD Double	FADDD	R	0F3 / 0A	D[Rd] = D[Rn] + D[Rm]	
Floating-point CoMPare Single	FCMPS	R	0F1/08	FLAGS = (S[Rn] vs S[Rm])	(1,10)
Floating-point CoMPare Double	FCMPD	R	0F3 / 08	$FLAGS = (D[Rn] \ vs \ D[Rm])$	(1,10)
Floating-point DIVide Single	FDIVS	R	0F1/06	S[Rd] = S[Rn] / S[Rm]	
Floating-point DIVide Double	FDIVD	R	0F3 / 06	D[Rd] = D[Rn] / D[Rm]	
Floating-point MULtiply Single	FMULS	R	0F1/02	S[Rd] = S[Rn] * S[Rm]	
Floating-point MULtiply Double	FMULD	R	0F3 / 02	D[Rd]=D[Rn]*D[Rm]	
Floating-point SUBtract Single	FSUBS	R	0F1 / 0E	S[Rd] = S[Rn] - S[Rm]	
Floating-point SUBtract Double	FSUBD	R	0F3 / 0E	D[Rd] = D[Rn] - D[Rm]	
LoaD Single floating-point	LDURS	R	7C2	S[Rt] = M[R[Rn] + DTAddr]	(5)
LoaD Double floating-point	LDURD	R	7C0	D[Rt] = M[R[Rn] + DTAddr]	(5)
MULtiply	MUL	R	4D8 / 1F	R[Rd] = (R[Rn] + R[Rm]) (63:0)	
Signed DIVide	SDIV	R	4D6 / 02	R[Rd] = R[Rn] / R[Rm]	
Signed MULtiply High	SMULH	R	4DA	R[Rd] = (R[Rn] + R[Rm]) (127:64)	
STore Single floating-point	STURS	R	7E2	M[R[Rn] = DTAddr] = S[Rt]	(5)
STore Double floating-point	STURD	R	7E0	M[R[Rn] = DTAddr] = D[Rt]	(5)
Unsigned DIVide	UDIV	R	4D6 / 03	R[Rd] = R[Rn] / R[Rm]	(8)
Unsigned MULtiply High	UMULH	R	4DE	R[Rd] = (R[Rn] * R[Rm]) (127:64)	(8)

CORE INSTRUCTION FORMATS

	OLL H CANALLES E F					
R opcode	R	m s	hamt	Rn	Rd	
31	21 20	16 15	10	9	54	0
opcode	A	LU_immedi	ate	Rn	Rd	
31	22 21		10	9	5 4	0
opcode		DT address	op	Rn	Rt	1000
31	21 20		12 11 10	9	54	0
opcode		В	R address			
31 26 2	5	- Vallaci				0
B Opcode		COND BR	address		Rt	
31 242	3			1110-2-11	5 4	0
W opcode		MOV	immediat	e	Rd	
31	21 20				54	0

PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
CoMPare	CMP	FLAGS = R[Rn] - R[Rm]
CoMPare Immediate	CMPI	FLAGS = R[Rn] - ALUImm
LoaD Address	LDA	R[Rd] = R[Rn] + DTAddr
MOVe	MOV	R[Rd] = R[Rn]

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
X0 - X7	0-7	Arguments / Results	No
X8	8	Indirect result location register	No
X9-X15	9-15	Temporaries	No
X16 (IP0)	16	May be used by linker as a scratch register; other times used as temporary register	No
X17 (IP1)	17	May be used by linker as a scratch register; other times used as temporary register	No
X18	18	Platform register for platform independent code; otherwise a temporary register	No
X19-X27	19-27	Saved	Yes
X28 (SP)	28	Stack Pointer	Yes
X29 (FP)	29	Frame Pointer	Yes
X30 (LR)	30	Return Address	Yes
XZR	31	The Constant Value 0	N.A.

Object

 ± 0

± Denorm

 $\pm \infty$

NaN

IEEE 754 Symbols

Instruction		Openedo Ot			11-bit Opcode		
Mnemonic	Format	Width (bits	Opcode) Binary	Shamt Binary	Range Start (Hex)		
В	В	6	000101	Dinary	0A0	0BF	
FMULS	R	11	000101	000010	0AU		
FDIVS	R	11	00011110001	000110	OF OF		
FCMPS	R	11	00011110001	001000	OF		
FADDS	R	11			OF		
FSUBS	R		11 00011110001 001110		0F1		
FMULD	R	11			OF.		
FDIVD	R	11	00011110011 000110				
FCMPD	R	11	00011110011 001000		OF:		
FADDD	R	11	00011110011	001010	OF.		
FSUBD	R	11	00011110011	001110	OF.		
STURB	D	11	00111000000	001110	10		
LDURB	D	11	00111000010		1C		
	CB	8	01010100		2A0	2A7	
B.cond STURH	D	11	01111000000		3C		
LDURH	D	11	01111000000		3C		
AND	R	11	10001010000		450		
ADD	R	11	10001010000		45		
ADDI	1	10	100100100		488	489	
ANDI	1	10	100100100		490	491	
BL	В	6	1001001		4A0	4BF	
SDIV	R	11	100101	000010	4D		
UDIV	R	11	10011010110	000010	4D		
MUL	R	11	10011011000	011111	4D	-	
SMULH	R		11 10011011010 011111		4DA		
UMULH	R	11			4DE		
	R	11	10011011110		550		
ORR	R	11	10101010000		55		
ADDS ADDIS	1	10	1011000100		588	589	
	1	10	101100100		590	591	
ORRI	CB	8	10110100		5A0	5A7	
CBZ	CB	8	10110100		5A8	5AF	
CBNZ	D	§ 11	10111000000		5A6		
STURW	D	11			5C		
LDURSW			101111000100		5E		
STURS	R	11	101111100000		5E		
LDURS	D	11	11001000000		64		
STXR					64		
LDXR	D	11		11001000010		0	
EOR	R	11		11001010000			
SUB	R	11	11001011000		688	689	
SUBI							
EORI	I The	10	1101001000		690	691	
MOVZ	IM	9	110100101		694	697	
LSR	R	11	11010011010		69/		
LSL	R	11	11010011011		69 6D		
BR	R	11	11010110000		6B		
ANDS	R	11	11101010000		75		
SUBS	R	11	11101011000		75		
SUBIS	I	10	1111000100		788	789	
ANDIS	1	10	1111001000		790	791	
MOVK	IM_	9	111100101		794	797	
STUR	D	11	11111000000		7C	U	

⁽¹⁾ Since I, B, and CB instruction formats have opcodes narrower than 11 bits, they occupy a range of 11-bit opcodes, e.g., the 6-bit B format occupies 32 (25) 11-bit opcodes.

D

R

R

11

11

11

LDUR

STURD

LDURD

11111000010

111111100000

111111100010

7C2


7E0

STANDARD

Fraction Exponent $(-1)^s \times (1 + Fraction) \times 2^{(Exponent - Bias)}$ 0 where Single Precision Bias = 127, 0 **#** 0 Double Precision Bias = 1023 1 to MAX - I anything FI. Pt. Num. MAX 0 MAX **#** 0

IEEE Single Precision and Double Precision For

te r reci	Ston F	ormats.	S.F. MAA - 255, D.F. WIAA - 20			
S		Exponent	Fraction			
31	30	23 2	2	0		
S		Exponent	Fract	tion		
63	62		52 51	0		



DATA ALIGNMENT

	Wo	ord			We	ord	
Half	word	Halfword		Halfword		Halfword	
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte

Value of three least significant bits of byte address (Big Endian)

EXCEPTION SYNDROME REGISTER (ESR)

	Exception Class (EC)	Instruction Length (IL)	T	Instruction Specific Syndrome field (ISS)	
31	26	25	24		0

EXCEPTION CLASS

EC	Class	Cause of Exception	Number	Name	Cause of Exception
0	Unknown	Unknown	34	PC	Misaligned PC exception
7	SIMD	SIMD/FP registers disabled	36	Data	Data Abort
14	FPE	Illegal Execution State	40	FPE	Floating-point exception
17	Sys	Supervisor Call Exception	52	WPT	Data Breakpoint exception
32	Instr	Instruction Abort	56	BKPT	SW Breakpoint Exception

SIZE PREFIXES AND SYMBOLS

SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL
10 ³	Kilo-	K	210	Kibi-	Ki
10 ⁶	Mega-	М	220	Mebi-	Mi
10 ⁹	Giga-	G	230	Gibi-	Gi
1012	Tera-	T	240	Tebi-	Ti
1015	Peta-	P	250	Pebi-	Pi
1018	Exa-	E	260	Exbi-	Ei
1021	Zetta-	Z	270	Zebi-	Zi
10 ²⁴	Yotta-	Y	280	Yobi-	Yi
10-3	milli-	m	10-15	femto-	f
10-6	micro-	μ	10-18	atto-	a
10-9	nano-	n	10-21	zepto-	z
10-12	pico-	p	10-24	yocto-	У