μ COM-43 SINGLE CHIP MICROCOMPUTER

DESCRIPTION The μ PD650 is a CMOS version of the μ COM-43. It features a single +5 volt power supply, a 2 mA (max), $800 \mu A$ (typ) current drain and extended temperature range. As a μ COM-43, it includes 2000 x 8 ROM, 96 x 4 RAM and 35 I/O lines in a 42 pin plastic dual-in-line package.

ABSOLUTE MAXIMUM **RATINGS***

Operating Temperature	-30°C to +85°C
Storage Temperature	-55° C to $+125^{\circ}$ C
Supply Voltage	-0.3 to +7.0 Volts
Input Voltages	-0.3 to +7.0 Volts
Output Voltages	-0.3 to +7.0 Volts
Output Current (Each Output Bit)	

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 25^{\circ}C$

DC/AC CHARACTERISTICS $T_a = -30^{\circ}$ C to $+85^{\circ}$ C, $V_{CC} = +5V \pm 10\%$.


	,	LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input High Voltage	·VIH	0.7V _{CC}		Vcc	V	Ports A to D, INT, RES
Input Low Voltage	VIL	0		0.3V _{CC}	V	Ports A to D, INT, RES
Input Leakage Current High	ILIH .			+10	μΑ	Ports A and B, INT, RES (V _I = V _{CC})
Input Leakage Current Low	LIL .			-10	μΑ	Ports A and B, INT, RES (V _I = 0V)
I/O Leakage Current High	Пон			+10	μA	Ports C and D ($V_1 = V_{CC}$)
I/O Leakage Current Low	IOL			-10	μΑ	Ports C and D ($V_0 = 0_V$)
Output High Voltage 1	V _{OH1}	V _{CC} -0.5			V	Ports C and D (I _{OH} = -1 mA)
		V _{CC} -0.5			٧	Ports E and I (I _{OH} = -0.6 mA)
Output High Voltage 2	V _{OH2}	V _{CC} -2.5			V	Ports C to I ($I_{OH} = -2 \text{ mA}$)
Output Low Voltage	V _{OL1}			0.6	V	Ports E to I (I _{OL} = 2 mA)
	V _{OL2}		,	0.4	V	Ports E to I (I _{OL} = 7.2 mA)
Supply Current	ICC.		0.8	2.0	mA	
Clock High Voltage	$V_{\phi H}$	0.7V _{CC}		Vcc	٧	CLO, Ext. Clk.
Clock Low Voltage	$V_{\phi L}$	0		0.3V _{CC}	٧	CLO, Ext. Clk.
Clock Leakage Current High	I _{LφH}			200	μА	CLO, Ext. Clk. (V _{OH} = V _{CC})
Clock Leakage Current Low	ILφL			-200	μА	CLO, Ext. Clk. (V _{OL} = 0V)
Clock Frequency	f	150		440	KHz	
Clock Rise and Fall Times	tr, tf	0		0.3	μs	Ext. Clk.
Clock Pulse Width	t _φ W	0.5		5.6	μs	Ext. Clk.

μ PD650


 $T_a = -30^{\circ} C$ to $+85^{\circ} C$, $V_{CC} = +5 V \pm 10\%$.

CAPACITANCE

		LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	· Cl			15	pf	
Output Capacitance	CO			15	pf	f = 1 MHz
I/O Capacitance	CIO			15	pf	



CLOCK WAVEFORM



ITEM	MILLIMETERS	INCHES
Α	56.0 MAX	2.2 MAX
В	2.6 MAX	0.1 MAX
С	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	50.8	2.0
F	1.5	0.059
G	3.2 MIN	0.126 MIN
Ι	0.5 MIN	0.02 MIN
Ī	5.22 MAX	0.20 MAX
J	5.72 MAX	0.22 MAX
К	15.24	0.6
L	13.2	0.52
M	0.3 ± 0.1	0.01 ± 0.004