# Advanced Platform Managment Link (APML) Library

Generated by Doxygen 1.8.17

1 Advanced Platform Management Link (APML) Library	1
1.1 (formerly known as EPYC™ System Management Interface (E-SMI) Out-of-band Library)	1
1.2 Important note about Versioning and Backward Compatibility	1
1.3 Building APML Library	1
1.4 Usage Basics	3
1.5 Usage	3
1.5.1 Tool Usage	3
2 Module Index	7
2.1 Modules	7
3 Data Structure Index	9
3.1 Data Structures	9
4 File Index	11
4.1 File List	11
5 Module Documentation	13
5.1 Auxiliary functions	13
5.1.1 Detailed Description	13
5.1.2 Function Documentation	13
5.1.2.1 errno_to_oob_status()	13
5.1.2.2 esmi_get_err_msg()	14
5.2 SB-RMI Mailbox Service	15
5.2.1 Detailed Description	15
5.3 Power Monitor	16
5.3.1 Detailed Description	16
5.3.2 Function Documentation	16
5.3.2.1 read_socket_power()	16
5.3.2.2 read_socket_power_limit()	17
5.3.2.3 read_max_socket_power_limit()	17
5.4 Platforms	18
5.4.1 Fam-19h_Mod-00h-0Fh	18
5.4.2 Fam-19h_Mod-10h-1Fh	18
5.4.3 Fam-19h_Mod-90h-9Fh	18
5.4.4 Fam-1Ah_Mod-00h-0Fh	18
5.5 Power Control	19
5.5.1 Detailed Description	19
5.5.2 Function Documentation	19
5.5.2.1 write_socket_power_limit()	19
5.6 Performance (Boost limit) Monitor	20
5.6.1 Detailed Description	20
5.6.2 Function Documentation	20
5.6.2.1 read_esb_boost_limit()	20

5.6.2.2 read_bios_boost_fmax()	21
5.7 Out-of-band Performance (Boost limit) Control	22
5.7.1 Detailed Description	22
5.7.2 Function Documentation	22
5.7.2.1 write_esb_boost_limit()	22
5.7.2.2 write_esb_boost_limit_allcores()	23
5.8 Current, Min, Max TDP	24
5.8.1 Detailed Description	24
5.8.2 Function Documentation	24
5.8.2.1 read_tdp()	24
5.8.2.2 read_max_tdp()	25
5.8.2.3 read_min_tdp()	25
5.9 Prochot	26
5.9.1 Detailed Description	26
5.9.2 Function Documentation	26
5.9.2.1 read_prochot_status()	26
5.9.2.2 read_prochot_residency()	26
5.10 Dram and other features Query	28
5.10.1 Detailed Description	28
5.10.2 Function Documentation	28
5.10.2.1 read_dram_throttle()	28
5.10.2.2 write_dram_throttle()	29
5.10.2.3 read_vddio_mem_power()	29
5.10.2.4 read_nbio_error_logging_register()	30
5.10.2.5 read_iod_bist()	30
5.10.2.6 read_ccd_bist_result()	31
5.10.2.7 read_ccx_bist_result()	31
5.10.2.8 read_cclk_freq_limit()	32
5.10.2.9 read_socket_c0_residency()	32
5.10.2.10 read_ddr_bandwidth()	33
5.11 using CPUID Register Access	34
5.11.1 Detailed Description	34
5.11.2 Function Documentation	34
5.11.2.1 esmi_get_vendor_id()	34
5.11.2.2 esmi_get_processor_info()	35
5.11.2.3 esmi_get_logical_cores_per_socket()	35
5.11.2.4 esmi_get_threads_per_core()	36
5.12 SB_RMI Read Processor Register Access	37
5.12.1 Detailed Description	37
5.12.2 Function Documentation	37
5.12.2.1 esmi_oob_read_msr()	37
5.13 SB-RMI CPUID Register Access	38

5.13.1 Detailed Description	38
5.13.2 Function Documentation	38
5.13.2.1 esmi_oob_cpuid()	38
5.13.2.2 esmi_oob_cpuid_eax()	39
5.13.2.3 esmi_oob_cpuid_ebx()	39
5.13.2.4 esmi_oob_cpuid_ecx()	40
5.13.2.5 esmi_oob_cpuid_edx()	41
5.13.2.6 read_max_threads_per_l3()	41
5.14 SB-RMI Register Read Byte Protocol	43
5.14.1 Detailed Description	44
5.14.2 Function Documentation	44
5.14.2.1 read_sbrmi_alert_status()	44
5.14.2.2 read_sbrmi_alert_mask()	45
5.14.2.3 clear_sbrmi_ras_status()	45
5.14.2.4 esmi_get_threads_per_socket()	46
5.14.3 Variable Documentation	46
5.14.3.1 thread_en_reg_v10	46
5.15 SBTSI Register Read Byte Protocol	48
5.15.1 Detailed Description	50
5.15.2 Function Documentation	50
5.15.2.1 read_sbtsi_cpuinttemp()	50
5.15.2.2 read_sbtsi_status()	51
5.15.2.3 read_sbtsi_config()	51
5.15.2.4 read_sbtsi_updaterate()	52
5.15.2.5 write_sbtsi_updaterate()	52
5.15.2.6 read_sbtsi_hitempint()	52
5.15.2.7 read_sbtsi_lotempint()	53
5.15.2.8 read_sbtsi_configwrite()	53
5.15.2.9 read_sbtsi_cputempdecimal()	54
5.15.2.10 read_sbtsi_cputempoffint()	54
5.15.2.11 read_sbtsi_cputempoffdec()	55
5.15.2.12 read_sbtsi_hitempdecimal()	55
5.15.2.13 read_sbtsi_lotempdecimal()	56
5.15.2.14 read_sbtsi_timeoutconfig()	56
5.15.2.15 read_sbtsi_alertthreshold()	56
5.15.2.16 read_sbtsi_alertconfig()	57
5.15.2.17 read_sbtsi_manufid()	57
5.15.2.18 read_sbtsi_revision()	58
5.15.2.19 sbtsi_get_cputemp()	58
5.15.2.20 sbtsi_get_temp_status()	59
5.15.2.21 sbtsi_get_config()	59
5.15.2.22 sbtsi_set_configwr()	60

5.15.2.23 sbtsi_get_timeout()	 60
5.15.2.24 sbtsi_set_timeout_config()	 61
5.15.2.25 sbtsi_set_hitemp_threshold()	 61
5.15.2.26 sbtsi_set_lotemp_threshold()	 62
5.15.2.27 sbtsi_get_hitemp_threshold()	 62
5.15.2.28 sbtsi_get_lotemp_threshold()	 63
5.15.2.29 read_sbtsi_cputempoffset()	 63
5.15.2.30 write_sbtsi_cputempoffset()	 64
5.15.2.31 sbtsi_set_alert_threshold()	 64
5.15.2.32 sbtsi_set_alert_config()	 64
6 Data Structure Documentation	67
6.1 apml_encodings Struct Reference	 67
6.1.1 Detailed Description	 67
6.2 dimm_power Struct Reference	 67
6.2.1 Detailed Description	 68
6.3 dimm_spd_d_in Struct Reference	 68
6.3.1 Detailed Description	 68
6.4 dimm_thermal Struct Reference	 69
6.4.1 Detailed Description	 69
6.5 dpm_level Struct Reference	 69
6.5.1 Detailed Description	 69
6.6 freq_limits Struct Reference	 70
6.6.1 Detailed Description	 70
6.7 hbm_device_info Struct Reference	 70
6.7.1 Detailed Description	 70
6.8 host_status Struct Reference	 71
6.8.1 Detailed Description	 71
6.9 lclk_dpm_level_range Struct Reference	 71
6.9.1 Detailed Description	 71
6.10 link_id_bw_type Struct Reference	 72
6.10.1 Detailed Description	 72
6.10.2 Field Documentation	 72
6.10.2.1 link_id	 72
6.11 max_ddr_bw Struct Reference	 72
6.11.1 Detailed Description	 73
6.12 max_mem_bw Struct Reference	 73
6.12.1 Detailed Description	73
6.13 mca_bank Struct Reference	 73
6.13.1 Detailed Description	 74
6.14 mclk_fclk_pstates Struct Reference	 74
6.14.1 Detailed Description	 74

6.15 nbio_err_log Struct Reference	74
6.15.1 Detailed Description	75
6.16 oob_config_d_in Struct Reference	75
6.16.1 Detailed Description	75
6.16.2 Field Documentation	75
6.16.2.1 mca_oob_misc0_ec_enable	76
6.16.2.2 dram_cecc_oob_ec_mode	76
6.16.2.3 dram_cecc_leak_rate	76
6.16.2.4 pcie_err_reporting_en	76
6.16.2.5 core_mca_err_reporting_en	76
6.17 pci_address Struct Reference	76
6.17.1 Detailed Description	77
6.18 processor_info Struct Reference	77
6.18.1 Detailed Description	77
6.19 pstate_freq Struct Reference	78
6.19.1 Detailed Description	78
6.20 ras_df_err_chk Struct Reference	78
6.20.1 Detailed Description	78
6.21 ras_df_err_dump Union Reference	79
6.21.1 Detailed Description	79
6.21.2 Field Documentation	79
6.21.2.1 input	79
6.22 ras_override_delay Struct Reference	79
6.22.1 Detailed Description	80
6.23 ras_rt_err_req_type Struct Reference	80
6.23.1 Detailed Description	80
6.24 ras_rt_valid_err_inst Struct Reference	81
6.24.1 Detailed Description	81
6.25 run_time_err_d_in Struct Reference	81
6.25.1 Detailed Description	81
6.26 run_time_threshold Struct Reference	82
6.26.1 Detailed Description	82
6.26.2 Field Documentation	82
6.26.2.1 err_type	82
6.27 statistics Struct Reference	82
6.27.1 Detailed Description	83
6.28 svi_port_domain Struct Reference	83
6.28.1 Detailed Description	83
6.29 temp_refresh_rate Struct Reference	83
6.29.1 Detailed Description	84
6.30 xgmi_speed_rate_n_width Struct Reference	84
6.30.1 Detailed Description	84

7 File Documentation	85
7.1 apml.h File Reference	85
7.1.1 Detailed Description	86
7.1.2 Enumeration Type Documentation	86
7.1.2.1 sbrmi_inbnd_msg	87
7.1.3 Function Documentation	87
7.1.3.1 esmi_oob_read_byte()	87
7.1.3.2 esmi_oob_write_byte()	87
7.1.3.3 esmi_oob_rmi_read_byte()	88
7.1.3.4 esmi_oob_tsi_read_byte()	88
7.1.3.5 esmi_oob_rmi_write_byte()	90
7.1.3.6 esmi_oob_tsi_write_byte()	90
7.1.3.7 esmi_oob_read_mailbox()	91
7.1.3.8 esmi_oob_write_mailbox()	91
7.1.3.9 sbrmi_xfer_msg()	92
7.1.3.10 sbtsi_xfer_msg()	92
7.1.3.11 validate_sbtsi_module()	93
7.1.3.12 validate_sbrmi_module()	93
7.1.3.13 validate_apml_dependency()	94
7.2 apml_err.h File Reference	94
7.2.1 Detailed Description	95
7.2.2 Enumeration Type Documentation	95
7.2.2.1 oob_status_t	95
7.3 apml_recovery.h File Reference	96
7.3.1 Detailed Description	96
7.3.2 Function Documentation	96
7.3.2.1 apml_recover_dev()	96
7.4 esmi_cpuid_msr.h File Reference	97
7.4.1 Detailed Description	98
7.4.2 Enumeration Type Documentation	98
7.4.2.1 cpuid_reg	98
7.5 esmi_mailbox.h File Reference	98
7.5.1 Detailed Description	105
7.5.2 Function Documentation	
7.5.2.1 write_bmc_report_dimm_power()	
7.5.2.2 write_bmc_report_dimm_thermal_sensor()	
7.5.2.3 read_bmc_ras_pcie_config_access()	
7.5.2.4 read_bmc_ras_mca_validity_check()	
7.5.2.5 read_bmc_ras_mca_msr_dump()	
7.5.2.6 read_bmc_ras_fch_reset_reason()	
7.5.2.7 read_dimm_temp_range_and_refresh_rate()	
7.5.2.8 read_dimm_power_consumption()	108

7.5.2.9 read_dimm_thermal_sensor()
7.5.2.10 read_pwr_current_active_freq_limit_socket()
7.5.2.11 read_pwr_current_active_freq_limit_core()
7.5.2.12 read_pwr_svi_telemetry_all_rails()
7.5.2.13 read_socket_freq_range()
7.5.2.14 read_current_io_bandwidth()
7.5.2.15 read_current_xgmi_bandwidth()
7.5.2.16 write_gmi3_link_width_range()
7.5.2.17 write_xgmi_link_width_range()
7.5.2.18 write_apb_disable()
7.5.2.19 write_apb_enable()
7.5.2.20 read_current_dfpstate_frequency()
7.5.2.21 write_lclk_dpm_level_range()
7.5.2.22 read_bmc_rapl_units()
7.5.2.23 read_bmc_cpu_base_frequency()
7.5.2.24 read_bmc_control_pcie_gen5_rate()
7.5.2.25 read_rapl_core_energy_counters()
7.5.2.26 read_rapl_pckg_energy_counters()
7.5.2.27 write_pwr_efficiency_mode()
7.5.2.28 write_df_pstate_range()
7.5.2.29 read_lclk_dpm_level_range()
7.5.2.30 read_ucode_revision()
7.5.2.31 read_ras_df_err_validity_check()
7.5.2.32 read_ras_df_err_dump()
7.5.2.33 reset_on_sync_flood()
7.5.2.34 override_delay_reset_on_sync_flood()
7.5.2.35 get_post_code()
7.5.2.36 get_bmc_ras_run_time_err_validity_ck()
7.5.2.37 get_bmc_ras_run_time_error_info()
7.5.2.38 set_bmc_ras_err_threshold()
7.5.2.39 set_bmc_ras_oob_config()
7.5.2.40 get_bmc_ras_oob_config()
7.5.2.41 read_ppin_fuse()
7.5.2.42 read_rtc()
7.5.2.43 read_dimm_spd_register()
7.5.2.44 get_dimm_serial_num()
7.5.2.45 read_smu_fw_ver()
7.5.2.46 write_bmc_pcie_config()
7.5.2.47 set_xgmi_pstate_range()
7.5.2.48 set_cpu_rail_iso_freq_policy()
7.5.2.49 get_cpu_rail_iso_freq_policy()
7.5.2.50 set dfc enable() 129

7.5.2.51 get_dfc_enable()	130
7.5.2.52 get_avg_dram_throttle()	130
7.5.2.53 get_ch_dram_throttle()	131
7.6 esmi_rmi.h File Reference	131
7.6.1 Detailed Description	134
7.7 esmi_tsi.h File Reference	134
7.7.1 Detailed Description	137
7.8 rmi_mailbox_mi300.h File Reference	137
7.8.1 Detailed Description	140
7.8.2 Function Documentation	140
7.8.2.1 set_gfx_core_clock()	140
7.8.2.2 set_mclk_fclk_max_pstate()	140
7.8.2.3 get_mclk_fclk_pstates()	141
7.8.2.4 set_xgmi_pstate()	141
7.8.2.5 unset_xgmi_pstate()	142
7.8.2.6 get_xgmi_pstates()	142
7.8.2.7 get_xcc_idle_residency()	143
7.8.2.8 get_energy_accum_with_timestamp()	143
7.8.2.9 get_alarms()	144
7.8.2.10 get_psn()	144
7.8.2.11 get_link_info()	145
7.8.2.12 get_max_min_gfx_freq()	145
7.8.2.13 get_act_gfx_freq_cap()	146
7.8.2.14 get_svi_rail_telemetry()	146
7.8.2.15 get_die_hotspot_info()	147
7.8.2.16 get_mem_hotspot_info()	147
7.8.2.17 get_host_status()	148
7.8.2.18 get_max_mem_bw_util()	148
7.8.2.19 get_hbm_throttle()	149
7.8.2.20 set_hbm_throttle()	149
7.8.2.21 get_hbm_temperature()	150
7.8.2.22 get_clk_freq_limits()	150
7.8.2.23 get_sockets_in_system()	151
7.8.2.24 get_bist_results()	151
7.8.2.25 get_statistics()	152
7.8.2.26 clear_statistics()	152
7.8.2.27 get_die_type()	152
7.8.2.28 get_curr_xgmi_pstate()	153
7.8.2.29 get_max_operating_temp()	153
7.8.2.30 get_slow_down_temp()	154
7.8.2.31 get_hbm_dev_info()	154
7.8.2.32 get_pciestats()	155

7.9 tsi_mi300.h File Reference	 155
7.9.1 Detailed Description	 157
7.9.2 Function Documentation	 157
7.9.2.1 read_sbtsi_hbm_hi_temp_int_th()	 157
7.9.2.2 write_sbtsi_hbm_hi_temp_th()	 157
7.9.2.3 read_sbtsi_hbm_hi_temp_dec_th()	 158
7.9.2.4 read_sbtsi_hbm_hi_temp_th()	 158
7.9.2.5 read_sbtsi_hbm_lo_temp_int_th()	 159
7.9.2.6 read_sbtsi_hbm_lo_temp_dec_th()	 159
7.9.2.7 write_sbtsi_hbm_lo_temp_th()	 160
7.9.2.8 read_sbtsi_max_hbm_temp_int()	 160
7.9.2.9 read_sbtsi_max_hbm_temp_dec()	 160
7.9.2.10 read_sbtsi_hbm_temp_int()	 161
7.9.2.11 read_sbtsi_hbm_temp_dec()	 161
7.9.2.12 read_sbtsi_hbm_lo_temp_th()	 162
7.9.2.13 read_sbtsi_max_hbm_temp()	 162
7.9.2.14 read_sbtsi_hbm_temp()	 163
7.9.2.15 read_sbtsi_hbm_alertthreshold()	 163
7.9.2.16 sbtsi_set_hbm_alert_threshold()	 164
7.9.2.17 get_sbtsi_hbm_alertconfig()	 164
7.9.2.18 set_sbtsi_hbm_alertconfig()	 165
ndex	167

# **Advanced Platform Management Link (APML) Library**

# 1.1 (formerly known as EPYC™ System Management Interface (E-SMI) Out-of-band Library)

The Advanced Platform Management Link (APML) Library library, is part of the EPYC™ System Management Outof-band software stack. It is a C library for Linux that provides a user space interface to monitor and control the CPU's Systems Management features.

# 1.2 Important note about Versioning and Backward Compatibility

The APML library is currently under development, and therefore subject to change at the API level. The intention is to keep the API as stable as possible while in development, but in some cases we may need to break backwards compatibility in order to achieve future stability and usability. Following Semantic Versioning rules, while the APML library is in a high state of change, the major version will remain 0, and achieving backward compatibility may not be possible.

Once new development has leveled off, the major version will become greater than 0, and backward compatibility will be enforced between major versions.

# 1.3 Building APML Library

**1.3.0.0.1** Additional Required software for building In order to build the APML library, the following components are required. Note that the software versions listed are what is being used in development. Earlier versions are not guaranteed to work:

- CMake (v3.5.0)
- latex (pdfTeX 3.14159265-2.6-1.40.18)
- apml modules (apml\_sbrmi and apml\_sbtsi)
  - available at https://github.com/amd/apml\_modules/

- **1.3.0.0.2 Dowloading the source** The source code for APML library is available on Github.
- **1.3.0.0.3 Directory stucture of the source** Once the APML library source has been cloned to a local Linux machine, the directory structure of source is as below:
  - \$ docs/ Contains Doxygen configuration files and Library descriptions
  - \$ tool/ Contains apml\_tool based on the APML library
  - \$ include/esmi\_oob Contains the header files used by the APML library
  - \$ src/esmi\_oob Contains library APML source
- 1.3.0.0.4 Building the library is achieved by following the typical CMake build sequence for native build, as follows.
- \$ mkdir -p build
- \$ mkdir -p install
- \$ cd build
- \$ cmake -DCMAKE\_INSTALL\_PREFIX=\${PWD}/install <location of root of APML
  library CMakeLists.txt>
- \$ make The built library will appear in the build folder.
- **1.3.0.0.5** Cross compile the library for Target systems Before installing the cross compiler verify the target architecture
- \$ uname -m Eg: To cross compile for ARM32 processor:
- **\$ sudo apt-get install gcc-arm-linux-gnueabihf** Eg: To cross compile for AARCH64 processor: use
- \$ sudo apt-get install gcc-aarch64-linux-gnu NOTE: For cross compilation, cross-\$ARC← H.cmake file is provided for below Architectures:
  - armhf
  - aarch64

Compilation steps

1.4 Usage Basics 3

```
$ mkdir -p build
```

\$ cd build

\$ cmake -DCMAKE\_TOOLCHAIN\_FILE=../cross-[arch..].cmake <location of root of
APML library CMakeLists.txt>

**\$ make** The built library will appear in the build folder. Copy the required binaries and the dynamic linked library to target board(BMC).

```
$ scp libapml64.so.0 root@10.x.x.x:/usr/lib
```

```
$ scp apml_tool root@10.x.x.x:/usr/bin
```

#### 1.3.0.0.6 Disclaimer

· Input arguments passed by the user are not validated. It might result in unreliable system behavior

**1.3.0.0.7 Building the Documentation** The documentation PDF file can be built with the following steps (continued from the steps above):

**\$ make doc** The reference manual (APML\_Library\_Manual.pdf), release notes (APML\_Library\_Release\_ Notes.pdf) upon a successful build.

## 1.4 Usage Basics

Most of the APIs need socket index as the first argument. Refer tools/apml tool.c

## 1.5 Usage

#### 1.5.1 Tool Usage

APML tool is a C program based on the APML Library, the executable "apml\_tool" will be generated in the build/folder. This tool provides options to monitor and control System Management functionality.

In execution platform, user can cross-verfiy "apml\_sbrmi" and apml\_rmi" modules are loaded. The apml modules are open-sourced at  $https://github.com/amd/apml_modules.git$ 

```
For detailed usage information, use -h or -help flag:
```

```
./apml_tool -v
                            - Displays tool version
./apml_tool [SOC_NUM] --showdependency - Displays module dependency ./apml_tool --help <MODULE> - Displays module dependency - Displays help on the options for the specified module ./apml_tool <option/s> - Runs the specified option/s.
Usage: ./apml_tool [soc_num] [Option] params
     MODULES:
     1. mailbox
     2. sbrmi
     3. sbtsi
     4. reg-access
     5. cpuid
     6. recovery
                   ----- End of APML SMI ------
$ ./apml_tool -v
APML_tool version : X.Y.Z
Below is a sample usage to get the individual library functionality API's over I2C.

User can pass arguments either any of the ways "./apml_tool [socket_num] -p" or "./apml_tool [socket_num]
     --showpower"
1. $ ./apml_tool 0 -p
   ============ APML System Management Interface ===================================
   | PowerLimit (Watts) | 210.000
| PowerLimitMax (Watts) | 400.000
   2. $ ./apml_tool 1 --setpowerlimit 200000
   Set power_limit :
                       200.000 Watts successfully
   -----End of APML SMI ------
3. $ ./apml_tool 0 --showtsiregisters
   *** SB-TSI REGISTER SUMMARY ***
   FUNCTION/Reg Name | Reg offset | Hexa(0x) | Value [Units]
   _PROCTEMP
                                               | 55.125 °C
                                  | 0x37
                                               | 55 °C
         PROC_INT
                     | 0x1
                                   | 0x1
                                                | 0.125 °C
         PROC_DEC
                      | 0x10
   _STATUS
                      I 0x2
         PROC Temp Alert |
                                                | PROC No Temp Alert
         Mem Temp Alert |
                                                | HBM High Temp Alert
   _CONFIG
                      1 0×3
         ALERT_L pin
                                                | Enabled
         Runstop
                                                | Comparison Enabled
                                                | Integer latches Decimal
         Atomic Rd order |
   _TSI_UPDATERATE
                      0 x 4
                                                | 16.000 Hz
   _HIGH_THRESHOLD_TEMP
                                                | 70.000 °C
                                                | 70 °C
         HIGH_INT
                      | 0x7
                                   | 0x46
                    0x13
   HIGH_DEC | LOW_THRESHOLD_TEMP | LOW_INT | 0x8
                                                | 0.000 °C
                                   1 0x0
                                                | 0.000 °C
                                   0x0
                                                | 0 °C
                                   0x0
                                                | 0.000 °C
                                                | 0.000 °C
   _HBM_HIGH_THRESHOLD_TEMP|
```

| 0x40

HIGH\_INT

0x0

| 0 °C

1.5 Usage 5

HIGH_DEC	0 x 4 4	0 x 0	0.000 °C
_HBM_LOW_THRESHOLD_TEMP	1		0.000 °C
LOW_INT	0x48	0x0	0 °C
LOW_DEC	0x4c	0x0	0.000 °C
_HBM_MAX_TEMP			49.000 °C
MAX_INT	0x50	0x31	49 °C
MAX_DEC	0x54	0x0	0.000 °C
_HBM_TEMP			47.000 °C
HBM_INT	0x5c	0x2f	47 °C
HBM_DEC	0x60	0x0	0.000 °C
_TEMP_OFFSET			0.000 °C
OFF_INT	0x11	0x0	0 °C
OFF_DEC	0x12	0x0	0.000 °C
_THRESHOLD_SAMPLE	0x32		
PROC Alert TH	1		1
HBM Alert TH			1
_TSI_ALERT_CONFIG	0xbf		I
PROC Alert CFG			Enabled
HBM Alert CFG			Disabled
_TSI_MANUFACTURE_ID	0xfe		0
_TSI_REVISION	0xff		0 x 4

...

Advanced Platform Management Link (APML) Library			

6

# **Module Index**

# 2.1 Modules

Here is a list of all modules:

Auxiliary functions	13
SB-RMI Mailbox Service	15
Power Monitor	16
Platforms	18
Power Control	19
Performance (Boost limit) Monitor	20
Out-of-band Performance (Boost limit) Control	22
Current, Min, Max TDP	24
Prochot	
Dram and other features Query	28
using CPUID Register Access	34
SB_RMI Read Processor Register Access	37
SB-RMI CPUID Register Access	38
SB-RMI Register Read Byte Protocol	
SBTSI Register Read Byte Protocol	48

8 Module Index

# **Data Structure Index**

# 3.1 Data Structures

Here are the data structures with brief descriptions:

apml_encodings	
APML link ID encodings for legacy platforms and MI300A. Structure contains the following mem-	
bers. Link ID encoding value and its name. MI300A APML Link ID Encoding: 00000011b: P2	
00000100b: P3 00001000b: G0 00001001b: G1 00001010b: G2 00001011b: G3 00001100b↔	
: G4 00001101b: G5 00001110b: G6 00001111b: G7 For other platforms the APML Link ID	
Encoding: 00000001b: P0 00000010b: P1 00000100b: P2 00001000b: P3 00010000b: G0	
00100000b: G1 01000000b: G2 10000000b: G3	67
dimm_power	
DIMM power(mW), update rate(ms) and dimm address	67
dimm_spd_d_in	
Dimm_spd_d_in: strucutre contains following memebers to be passed as input, to get 4 byte	
DIMM spd register data	68
dimm_thermal	
DIMM thermal sensor (degree C), update rate and dimm address	69
dpm_level	
Max and min LCK DPM level on a given NBIO ID. Valid Max and min DPM level values are 0 - 1	69
freq_limits	
Struct containing max frequency and min frequencey limit	70
hbm_device_info	
Struct containing device vendor, part number and total memory size in GBs	70
host_status	
Struct containing power management controlling status, driving running status	71
lclk_dpm_level_range	
Max and Min Link frequency clock (LCLK) DPM level on a socket. 8 bit NBIO ID, dpm_level struct	
containing 8 bit max DPM level, 8 bit min DPM level	71
link_id_bw_type	
APML LINK ID and Bandwidth type Information.It contains APML LINK ID Encoding. Non-M←	
1300 Platforms Valid Link ID encodings are 1(P0), 2(P1), 4(P2), 8(P3), 16(G0), 32(G1), 64(G2),	
128(G3). Valid APML MI300 APML LINK ID Encoding. Valid Link ID encodings are 3(P2),	
4(P3), 8(G0), 9(G1), 10(G2), 11(G3), 12(G4), 13(G5), 14(G6), 15(G7). IO Bandwidth types	70
1(Aggregate_BW), 2 (Read BW), 4 (Write BW)	72
max_ddr_bw	
Structure for Max DDR bandwidth and utilization. It contains max bandwidth(12 bit data) in G←	
Bps, current utilization bandwidth(12 bit data) in GBps, current utilized bandwidth(8 bit data) in	70
percentage	72

10 Data Structure Index

max_mem_bw	
Structure for Max DDR/HBM bandwidth and utilization. It contains max bandwidth(16 bit data) in GBps, current utilization bandwidth(Read+Write)(16 bit data) in GBps	73
mca_bank	
MCA bank information. It contains 16 bit Index for MCA Bank and 16 bit offset mclk fclk pstates	73
Struct containing memory clock and fabric clock pstate mappings	74
nbio_err_log  NBIO quadrant(8 bit data) and NBIO register offset(24 bit) data	74
oob_config_d_in	
Configure oob state infrastructure in SoC. structure consists of mca_oob_misc0_ec_enable, dram_cecc_oob_ec_mode, dram_cecc_leak_rate, pcie_err_reporting_en and mca_err_consting_en	75
reporting_en	75
PCI address information .PCI address includes 4 bit segment, 12 bit aligned offset, 8 bit bus, 5 bit device info and 3 bit function	76
processor_info	
Read Proccessor Info	77
pstate_freq	
DF P-state frequency.It includes mem clock(16 bit data) frequency (DRAM memory clock), data fabric clock (12 bit data), UMC clock divider (UMC) (1 bit data)	78
ras_df_err_chk	
RAS df err validity check output status. Structure contains the following members. df_block_cinstances number of block instance with error log to report (0 - 256) err_log_len length of error	
log in bytes per instance (0 - 256)	78
ras_df_err_dump	
RAS df error dump input. Union contains the following members. input[0] 4 byte alligned offset in error log (0 - 255) input[1] DF block ID (0 - 255) input[2] Zero based index of DF block instance (0 - 255) input[3] Reserved data_in 32-bit data input	79
ras_override_delay	
BMC RAS override delay reset CPU on sync flood. The structure contains delay value override in mins [5 -120 mins], disable delay counter and stop delay counter. If disable delay counter is set ResetCpuOnSyncFlood response will NOT be delayed in the next SyncFlood regardless of the value specified in delay_val_override. If StopDelayCounter is set it stops the active delay	
countdown which extends the DelayResetCpuOnSyncFlood indefinitely and system will not reset	79
ras_rt_err_req_type  Get the Error type and request type. Supported Runtime error type[1:0]:	80
ras_rt_valid_err_inst	
Number of valid error instance per category. It consists of number of bytes per each category and number of instances of each category	81
run_time_err_d_in	
Get run time error information data_in. Runtime error data_in includes 4 byte aligned offset in instance, runtime error category and zero based index of valid instance number of bytes per	
each category and number of instances of each category	81
Configure threshold counters for MCA, DRAM CECC and PCIE. structure consists of error type,	
error count threshold and max interrupt rate	82
statistics	
Struct containing statistics parameter of interest and output control pstate mappings svi_port_domain	82
Struct containing port and slave address	83
DIMM temperature range and refresh rate, temperature update flag	83
xgmi_speed_rate_n_width	
Struct containing xgmi speed rate in MHZ and link width in units of Gpbs. If link_width[0] = 1 then XGMI link X2 is supported. If link_width[1] = 1 then XGMI link X4 is supported. If Link_width[2] = 1 then XGMI link X4 is supported and similarly if link_width[3] = 1 then XGMI link X8 is supported	84

# File Index

# 4.1 File List

Here is a list of all documented files with brief descriptions:

1l.h	85
nl_common.h	??
nl_err.h	94
nl_recovery.h	
ni_cpuid_msr.h	97
ni_mailbox.h	
ni_rmi.h	
ni_tsi.h	134
_mailbox_mi300.h	137
mi300.h	155

12 File Index

# **Module Documentation**

# 5.1 Auxiliary functions

Below functions provide interfaces to get the total number of cores, sockets and threads per core in the system.

#### **Functions**

```
    oob_status_t errno_to_oob_status (int err)
        convert linux error to esmi error.
    char * esmi_get_err_msg (oob_status_t oob_err)
```

Get the error string message for esmi oob errors.

## 5.1.1 Detailed Description

Below functions provide interfaces to get the total number of cores, sockets and threads per core in the system.

#### 5.1.2 Function Documentation

#### 5.1.2.1 errno\_to\_oob\_status()

convert linux error to esmi error.

Get the appropriate esmi error for linux error.

#### **Parameters**

in	err	a linux error number
----	-----	----------------------

#### Return values

oob_←	is returned upon particular esmi error	
status_t		

# 5.1.2.2 esmi\_get\_err\_msg()

Get the error string message for esmi oob errors.

Get the error message for the esmi oob error numbers

#### **Parameters**

in	oob_err	is a esmi oob error number
----	---------	----------------------------

char*	value returned upon successful call.
-------	--------------------------------------

5.2 SB-RMI Mailbox Service 15

#### 5.2 SB-RMI Mailbox Service

write, 'write and read' operations for a given socket.

#### **Modules**

Power Monitor

Below functions provide interfaces to get the current power usage and Power Limits for a given socket.

Power Control

This function provides a way to control Power Limit.

· Performance (Boost limit) Monitor

This function provides the current boostlimit value for a given core.

· Out-of-band Performance (Boost limit) Control

Below functions provide ways to control the Out-of-band Boost limit values.

· Current, Min, Max TDP

Below functions provide interfaces to get the current, Min and Max TDP, Prochot and Prochot Residency for a given socket.

• Prochot

Below functions provide interfaces to get Prochot and Prochot Residency for a given socket.

· Dram and other features Query

# 5.2.1 Detailed Description

write, 'write and read' operations for a given socket.

## 5.3 Power Monitor

Below functions provide interfaces to get the current power usage and Power Limits for a given socket.

#### **Modules**

Platforms

#### **Functions**

oob\_status\_t read\_socket\_power (uint8\_t soc\_num, uint32\_t \*buffer)

Get the power consumption of the socket.

oob\_status\_t read\_socket\_power\_limit (uint8\_t soc\_num, uint32\_t \*buffer)

Get the current power cap/limit value for a given socket.

oob\_status\_t read\_max\_socket\_power\_limit (uint8\_t soc\_num, uint32\_t \*buffer)

Get the maximum value that can be assigned as a power cap/limit for a given socket.

#### 5.3.1 Detailed Description

Below functions provide interfaces to get the current power usage and Power Limits for a given socket.

#### 5.3.2 Function Documentation

#### 5.3.2.1 read\_socket\_power()

Get the power consumption of the socket.

Given socket number and a pointer to a uint32\_t buffer, this function will get the current power consumption (in watts) to the uint32\_t pointed to by buffer. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_nu	m Socket index.
in, ou	ıt <i>buffer</i>	a pointer to uint32_t value of power consumption

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.3 Power Monitor 17

#### 5.3.2.2 read\_socket\_power\_limit()

Get the current power cap/limit value for a given socket.

This function will return the valid power cap <code>buffer</code> for a given socket, this value will be used for the system to limit the power. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.
in,out	buffer	a pointer to a uint32_t that indicates the valid possible power cap/limit, in watts

#### **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

#### 5.3.2.3 read\_max\_socket\_power\_limit()

Get the maximum value that can be assigned as a power cap/limit for a given socket.

This function will return the maximum possible valid power cap/limit Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.
out	buffer	a pointer to a uint32_t that indicates the maximum possible power cap/limit, in watts

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 5.4 Platforms

 $Supporting\ Platforms:\ Fam-19h\_Mod-00h-0Fh\ Fam-19h\_Mod-10h-1Fh\ Fam-19h\_Mod-90h-9Fh\ Fam-1Ah\_Mod-00h-0Fh$ 

## 5.4.1 Fam-19h\_Mod-00h-0Fh

Platform with Family 19h and model in range 00h - 0Fh

# 5.4.2 Fam-19h\_Mod-10h-1Fh

Platform with Family 19h and model in range 10h - 1Fh

## 5.4.3 Fam-19h\_Mod-90h-9Fh

Platform with Family 19h and model in range 90h - 9Fh

## 5.4.4 Fam-1Ah\_Mod-00h-0Fh

Platform with Family 1Ah and model in range 00h - 0Fh

5.5 Power Control

## 5.5 Power Control

This function provides a way to control Power Limit.

#### **Functions**

• oob\_status\_t write\_socket\_power\_limit (uint8\_t soc\_num, uint32\_t limit)

Set the power cap/limit value for a given socket.

## 5.5.1 Detailed Description

This function provides a way to control Power Limit.

#### 5.5.2 Function Documentation

#### 5.5.2.1 write\_socket\_power\_limit()

Set the power cap/limit value for a given socket.

This function will set the power cap/limit Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

-	in	soc_num	Socket index.
	in	limit	uint32_t that indicates the desired power cap/limit, in milliwatts

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 5.6 Performance (Boost limit) Monitor

This function provides the current boostlimit value for a given core.

#### **Functions**

```
• oob_status_t read_esb_boost_limit (uint8_t soc_num, uint32_t value, uint32_t *buffer)

Get the Out-of-band boostlimit value for a given core.
```

• oob\_status\_t read\_bios\_boost\_fmax (uint8\_t soc\_num, uint32\_t value, uint32\_t \*buffer)

Get the In-band maximum boostlimit value for a given core.

## 5.6.1 Detailed Description

This function provides the current boostlimit value for a given core.

#### 5.6.2 Function Documentation

#### 5.6.2.1 read\_esb\_boost\_limit()

Get the Out-of-band boostlimit value for a given core.

This function will return the core's current Out-of-band boost limit buffer for a particular value Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.
in	value	a cpu index
in,out	buffer	pointer to a uint32_t that indicates the possible boost limit value

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

#### 5.6.2.2 read\_bios\_boost\_fmax()

Get the In-band maximum boostlimit value for a given core.

This function will return the core's current maximum In-band boost limit buffer for a particular value is cpu\_ind Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

	in	soc_num	Socket index.
Ī	in	value	is a cpu index
	in,out	buffer	a pointer to a uint32_t that indicates the maximum boost limit value set via In-band

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 5.7 Out-of-band Performance (Boost limit) Control

Below functions provide ways to control the Out-of-band Boost limit values.

#### **Functions**

- oob\_status\_t write\_esb\_boost\_limit (uint8\_t soc\_num, uint32\_t cpu\_ind, uint32\_t limit)

  Set the Out-of-band boostlimit value for a given core.
- oob\_status\_t write\_esb\_boost\_limit\_allcores (uint8\_t soc\_num, uint32\_t limit)

  Set the boostlimit value for the whole socket (whole system).

## 5.7.1 Detailed Description

Below functions provide ways to control the Out-of-band Boost limit values.

#### 5.7.2 Function Documentation

#### 5.7.2.1 write\_esb\_boost\_limit()

Set the Out-of-band boostlimit value for a given core.

This function will set the boostlimit to the provided value limit for a given cpu. NOTE: Currently the limit is setting for all the cores instead of a particular cpu. Testing in Progress. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

Ī	in	soc_num	Socket index.
	in	cpu_ind	a cpu index is a given core to set the boostlimit
Ī	in	limit	a uint32_t that indicates the desired Out-of-band boostlimit value of a given core

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

#### 5.7.2.2 write\_esb\_boost\_limit\_allcores()

Set the boostlimit value for the whole socket (whole system).

This function will set the boostlimit to the provided value boostlimit for the socket. Supported platforms  $\leftarrow$ : Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.
in	limit	a uint32_t that indicates the desired boostlimit value of the socket

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 5.8 Current, Min, Max TDP

Below functions provide interfaces to get the current, Min and Max TDP, Prochot and Prochot Residency for a given socket.

#### **Functions**

```
• oob_status_t read_tdp (uint8_t soc_num, uint32_t *buffer)
```

Get the Thermal Design Power limit TDP of the socket with provided socket index.

oob\_status\_t read\_max\_tdp (uint8\_t soc\_num, uint32\_t \*buffer)

Get the Maximum Thermal Design Power limit TDP of the socket with provided socket index.

• oob\_status\_t read\_min\_tdp (uint8\_t soc\_num, uint32\_t \*buffer)

Get the Minimum Thermal Design Power limit TDP of the socket.

#### 5.8.1 Detailed Description

Below functions provide interfaces to get the current, Min and Max TDP, Prochot and Prochot Residency for a given socket.

#### 5.8.2 Function Documentation

#### 5.8.2.1 read\_tdp()

Get the Thermal Design Power limit TDP of the socket with provided socket index.

Given a socket and a pointer to a uint32\_t buffer, this function will get the current TDP (in milliwatts) Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.
in,out	buffer	a pointer to uint32_t to which the Current TDP value will be copied

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 5.8.2.2 read\_max\_tdp()

Get the Maximum Thermal Design Power limit TDP of the socket with provided socket index.

Given a socket and a pointer, this function will get the Maximum TDP (watts) Supported platforms : Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.
in,out	buffer	a pointer to uint32_t to which the Maximum TDP value will be copied

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 5.8.2.3 read\_min\_tdp()

Get the Minimum Thermal Design Power limit TDP of the socket.

Given a socket and a pointer to a uint32\_t, this function will get the Minimum TDP (watts) Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.
in,out	buffer	a pointer to uint32_t to which the Minimum TDP value will be copied

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 5.9 Prochot

Below functions provide interfaces to get Prochot and Prochot Residency for a given socket.

### **Functions**

 $\bullet \ \ oob\_status\_t \ read\_prochot\_status \ (uint8\_t \ soc\_num, \ uint32\_t \ *buffer)$ 

Get the Prochot Status of the socket with provided socket index.

• oob\_status\_t read\_prochot\_residency (uint8\_t soc\_num, float \*buffer)

Get the Prochot Residency (since the boot time or last read of Prochot Residency) of the socket.

# 5.9.1 Detailed Description

Below functions provide interfaces to get Prochot and Prochot Residency for a given socket.

## 5.9.2 Function Documentation

## 5.9.2.1 read\_prochot\_status()

Get the Prochot Status of the socket with provided socket index.

Given a socket and a pointer to a uint32\_t, this function will get the Prochot status as active/1 or inactive/0 Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

### **Parameters**

Ī	in	soc_num	Socket index.
	in,out	buffer	a pointer to uint32_t to which the Prochot status will be copied

## Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 5.9.2.2 read\_prochot\_residency()

```
oob\_status\_t read_prochot_residency (
```

5.9 Prochot 27

```
uint8_t soc_num,
float * buffer )
```

Get the Prochot Residency (since the boot time or last read of Prochot Residency) of the socket.

Given a socket and a pointer to a uint32\_t, this function will get the Prochot residency as a percentage Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

#### Parameters 4 8 1

in	soc_num	Socket index.
in,out	buffer	a pointer to float to which the Prochot residency will be copied

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 5.10 Dram and other features Query

## **Functions**

• oob status t read dram throttle (uint8 t soc num, uint32 t \*buffer)

Read Dram Throttle will always read the highest percentage value.

· oob status t write dram throttle (uint8 t soc num, uint32 t limit)

Set Dram Throttle value in terms of percentage.

• oob status t read vddio mem power (uint8 t soc num, uint32 t \*buffer)

Read VDDIOMem Power returns the estimated VDDIOMem power consumed within the socket.

oob\_status\_t read\_nbio\_error\_logging\_register (uint8\_t soc\_num, struct nbio\_err\_log nbio, uint32\_t \*buffer)
 Read NBIO Error Logging Register.

oob\_status\_t read\_iod\_bist (uint8\_t soc\_num, uint32\_t \*buffer)

Read IOD Bist status.

oob\_status\_t read\_ccd\_bist\_result (uint8\_t soc\_num, uint32\_t input, uint32\_t \*buffer)

Read CCD Bist status. Results are read for each CCD present in the system.

oob\_status\_t read\_ccx\_bist\_result (uint8\_t soc\_num, uint32\_t value, uint32\_t \*ccx\_bist)

Read CPU Core Complex Bist result. results are read for each Logical CCX instance number and returns a value which is the concatenation of L3 pass status and all cores in the complex(n:0).

• oob\_status\_t read\_cclk\_freq\_limit (uint8\_t soc\_num, uint32\_t \*cclk\_freq)

Read CCLK frequency limit for the given socket.

• oob\_status\_t read\_socket\_c0\_residency (uint8\_t soc\_num, uint32\_t \*c0\_res)

Read socket C0 residency.

• oob\_status\_t read\_ddr\_bandwidth (uint8\_t soc\_num, struct max\_ddr\_bw \*max\_ddr)

Get the Theoretical maximum DDR Bandwidth of the system in GB/s, Current utilized DDR Bandwidth (Read + Write) in GB/s and Current utilized DDR Bandwidth as a percentage of theoretical maximum. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh and Fam-1Ah\_Mod-00h-0Fh.

## 5.10.1 Detailed Description

#### 5.10.2 Function Documentation

### 5.10.2.1 read dram throttle()

Read Dram Throttle will always read the highest percentage value.

This function will always read the highest percentage value as represented by PROCHOT throttle or write dram throttle. Supported platforms: Fam-19h Mod-00h-0Fh, Fam-19h Mod-10h-1Fh and Fam-1Ah Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.
out	buffer	is to read the dram throttle in % (0 - 100).

#### **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 5.10.2.2 write\_dram\_throttle()

Set Dram Throttle value in terms of percentage.

This function will set the dram throttle of the provided value limit for the given socket. Supported platforms : Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.
in	limit	that indicates the desired limit as per SSP PPR write can be between 0 to 80% to for a
		given socket

### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 5.10.2.3 read\_vddio\_mem\_power()

Read VDDIOMem Power returns the estimated VDDIOMem power consumed within the socket.

 $This \ function \ will \ read \ VDDIOMem \ Power \ for \ the \ given \ socket \ Supported \ platforms: \ Fam-19h\_Mod-00h-0Fh.$ 

## **Parameters**

in	soc_num	Socket index.
out	buffer	is to read VDDIOMem Power.

OOB_SUCCESS	is returned upon successful call.

### **Return values**

Non-zero	is returned upon failure.
----------	---------------------------

## 5.10.2.4 read\_nbio\_error\_logging\_register()

Read NBIO Error Logging Register.

Given a socket, quadrant and register offset as input, this function will read NBIOErrorLogging  $\leftarrow$  Register. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

#### **Parameters**

	in	soc_num	Socket index.
Г	in	nbio	nbio_err_log Struct containing nbio quadrant and offset.
	out	buffer	is to read NBIOErrorLoggingRegiter(register value).

### **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 5.10.2.5 read\_iod\_bist()

Read IOD Bist status.

This function will read IOD Bist result for the given socket. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

### **Parameters**

in	soc_num	Socket index.
out	buffer	is to read IODBistResult 0 = Bist pass, 1 = Bist fail

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 5.10.2.6 read\_ccd\_bist\_result()

Read CCD Bist status. Results are read for each CCD present in the system.

Given a socket bus number and address, Logical CCD instance number as input, this function will read CC $\leftarrow$  DBistResult. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

	in	soc_num	Socket index.
	in <i>input</i>		is a Logical CCD instance number.
Ī	out	buffer	is to read CCDBistResult 0 = Bist pass, 1 = Bist fail

### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 5.10.2.7 read\_ccx\_bist\_result()

```
oob_status_t read_ccx_bist_result (
     uint8_t soc_num,
     uint32_t value,
     uint32_t * ccx_bist )
```

Read CPU Core Complex Bist result. results are read for each Logical CCX instance number and returns a value which is the concatenation of L3 pass status and all cores in the complex(n:0).

Given a socket bus number, address, Logical CCX instance number as input, this function will read CCX  $\leftarrow$  BistResult. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in
----

#### **Parameters**

in	value	is a Logical CCX instance number. Valid values [0, (k -1)] where k is the number of logical CCX instances.
out	ccx_bist	result is concatenation of bist results for all cores[31:16] in the complex(n:0) L3 bist[15:0], where n num of cores in CCX.

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 5.10.2.8 read\_cclk\_freq\_limit()

Read CCLK frequency limit for the given socket.

This function will read CPU core clock frequency limit for the given socket. Supported platforms : Fam-19h Mod-00h-0Fh, Fam-19h Mod-10h-1Fh, Fam-19h Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

### **Parameters**

in	soc_num	Socket index.
out	cclk_freq	CPU core clock frequency limit [MHz]

#### **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 5.10.2.9 read\_socket\_c0\_residency()

### Read socket C0 residency.

This function will provides average C0 residency across all cores in the socket. 100% specifies that all enabled cores in the socket are runningin C0. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

### **Parameters**

in	soc_num	Socket index.
out	c0_res	is to read Socket C0 residency[%].

## Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 5.10.2.10 read\_ddr\_bandwidth()

```
oob_status_t read_ddr_bandwidth (
          uint8_t soc_num,
          struct max_ddr_bw * max_ddr )
```

Get the Theoretical maximum DDR Bandwidth of the system in GB/s, Current utilized DDR Bandwidth (Read + Write) in GB/s and Current utilized DDR Bandwidth as a percentage of theoretical maximum. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh and Fam-1Ah\_Mod-00h-0Fh.

### **Parameters**

in	soc_num	Socket index.	
out	max_ddr	max_ddr_bw struct containing max bandwidth, utilized bandwidth and utilized bandwidth	
		percentage.	

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 5.11 using CPUID Register Access

Below function provide interface to read the processor info using CPUID register. output from commmand will be written into the buffer.

## **Functions**

- oob\_status\_t esmi\_get\_vendor\_id (uint8\_t soc\_num, char \*vendor\_id)
  - Get the number of logical cores per socket.
- oob\_status\_t esmi\_get\_processor\_info (uint8\_t soc\_num, struct processor\_info \*proc\_info)

Get the number of logical cores per socket.

- oob\_status\_t esmi\_get\_logical\_cores\_per\_socket (uint8\_t soc\_num, uint32\_t \*logical\_cores\_per\_socket)

  Get the number of logical cores per socket.
- oob\_status\_t esmi\_get\_threads\_per\_core (uint8\_t soc\_num, uint32\_t \*threads\_per\_core)

  Get number of threads per core.

# 5.11.1 Detailed Description

Below function provide interface to read the processor info using CPUID register. output from commmand will be written into the buffer.

## 5.11.2 Function Documentation

#### 5.11.2.1 esmi get vendor id()

Get the number of logical cores per socket.

Get the processor vendor Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

### **Parameters**

in	soc_num	Socket index.
out	vendor⊷	to get the processor vendor, 12 byte RO value
	_id	

uint32⇔	is returned upon successful call.	
_t		

### 5.11.2.2 esmi\_get\_processor\_info()

Get the number of logical cores per socket.

Get the effective family, model and step\_id of the processor. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

### **Parameters**

	in	soc_num	Socket index.
out proc_info to get family, model & stepping id		to get family, model & stepping identifier	

### **Return values**

uint32⇔	is returned upon successful call.
_t	

### 5.11.2.3 esmi\_get\_logical\_cores\_per\_socket()

Get the number of logical cores per socket.

Get the total number of logical cores in a socket. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

### **Parameters**

in	soc_num	Socket index.
in,out	logical_cores_per_socket	is returned

logical_cores_per_socket	is returned upon successful call.

## 5.11.2.4 esmi\_get\_threads\_per\_core()

Get number of threads per core.

Get the number of threads per core. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

## **Parameters**

in	soc_num	Socket index.
in,out	threads_per_core	is returned

threads per core	is returned upon successful call.

# 5.12 SB\_RMI Read Processor Register Access

Below function provide interface to read the SB-RMI MCA MSR register. output from MCA MSR commmand will be written into the buffer.

## **Functions**

• oob\_status\_t esmi\_oob\_read\_msr (uint8\_t soc\_num, uint32\_t thread, uint32\_t msraddr, uint64\_t \*buffer)

Read the MCA MSR register for a given thread.

# 5.12.1 Detailed Description

Below function provide interface to read the SB-RMI MCA MSR register. output from MCA MSR commmand will be written into the buffer.

## 5.12.2 Function Documentation

### 5.12.2.1 esmi\_oob\_read\_msr()

Read the MCA MSR register for a given thread.

Given a thread and SB-RMI register command, this function reads msr value.

### **Parameters**

in	soc_num	Socket index.
in	thread	is a particular thread in the system.
in	msraddr	MCA MSR register to read
out	buffer	is to hold the return output of msr value.

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

# 5.13 SB-RMI CPUID Register Access

Below function provide interface to get the CPUID access via the SBRMI.

### **Functions**

oob\_status\_t esmi\_oob\_cpuid (uint8\_t soc\_num, uint32\_t thread, uint32\_t \*eax, uint32\_t \*ebx, uint32\_t \*ecx, uint32\_t \*edx)

Read CPUID functionality for a particular thread in a system.

oob\_status\_t esmi\_oob\_cpuid\_eax (uint8\_t soc\_num, uint32\_t thread, uint32\_t fn\_eax, uint32\_t fn\_eax, uint32\_t fn\_eax, uint32\_t \*eax)

Read eax register on CPUID functionality.

oob\_status\_t esmi\_oob\_cpuid\_ebx (uint8\_t soc\_num, uint32\_t thread, uint32\_t fn\_eax, uint32\_t fn\_ecx, uint32\_t \*ebx)

Read ebx register on CPUID functionality.

oob\_status\_t esmi\_oob\_cpuid\_ecx (uint8\_t soc\_num, uint32\_t thread, uint32\_t fn\_eax, uint32\_t fn\_ecx, uint32\_t \*ecx)

Read ecx register on CPUID functionality.

oob\_status\_t esmi\_oob\_cpuid\_edx (uint8\_t soc\_num, uint32\_t thread, uint32\_t fn\_eax, uint32\_t fn\_ecx, uint32\_t \*edx)

Read edx register on CPUID functionality.

oob\_status\_t read\_max\_threads\_per\_I3 (uint8\_t soc\_num, uint32\_t \*threads\_I3)

Read max threads per L3 cache.

## 5.13.1 Detailed Description

Below function provide interface to get the CPUID access via the SBRMI.

Output from CPUID commmand will be written into registers eax, ebx, ecx and edx.

## 5.13.2 Function Documentation

## 5.13.2.1 esmi\_oob\_cpuid()

```
oob_status_t esmi_oob_cpuid (
    uint8_t soc_num,
    uint32_t thread,
    uint32_t * eax,
    uint32_t * ebx,
    uint32_t * ecx,
    uint32_t * edx )
```

Read CPUID functionality for a particular thread in a system.

Given a thread, eax as function input and ecx as extended function input. this function will get the cpuid details for a particular thread in a pointer to eax, ebx, ecx, edx

### **Parameters**

in	soc_num	Socket index.
in	thread	is a particular thread in the system.
in,out	eax	a pointer uint32_t to get eax value
out	ebx	a pointer uint32_t to get ebx value
in,out	ecx	a pointer uint32_t to get ecx value
out	edx	a pointer uint32_t to get edx value

#### Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

## 5.13.2.2 esmi\_oob\_cpuid\_eax()

```
oob_status_t esmi_oob_cpuid_eax (
    uint8_t soc_num,
    uint32_t thread,
    uint32_t fn_eax,
    uint32_t fn_ecx,
    uint32_t * eax )
```

Read eax register on CPUID functionality.

Given a thread, fn\_eax as function and fn\_ecx as extended function input, this function will get the cpuid details for a particular thread at eax.

## **Parameters**

in	soc_num	Socket index.
in	thread	is a particular thread in the system.
in	fn_eax	cpuid function
in	fn_ecx	cpuid extended function
out	eax	is to read eax from cpuid functionality.

## Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

## 5.13.2.3 esmi\_oob\_cpuid\_ebx()

```
uint32_t thread,
uint32_t fn_eax,
uint32_t fn_ecx,
uint32_t * ebx )
```

Read ebx register on CPUID functionality.

Given a thread, fn\_eax as function and fn\_ecx as extended function input, this function will get the cpuid details for a particular thread at ebx.

#### **Parameters**

in	soc_num	Socket index.
in	thread	is a particular thread in the system.
in	fn_eax	cpuid function
in	fn_ecx	cpuid extended function
out	ebx	is to read ebx from cpuid functionality.

### **Return values**

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

## 5.13.2.4 esmi\_oob\_cpuid\_ecx()

```
oob_status_t esmi_oob_cpuid_ecx (
    uint8_t soc_num,
    uint32_t thread,
    uint32_t fn_eax,
    uint32_t fn_ecx,
    uint32_t * ecx )
```

Read ecx register on CPUID functionality.

Given a thread, fn\_eax as function and fn\_ecx as extended function input, this function will get the cpuid details for a particular thread at ecx.

## Parameters

in	soc_num	Socket index.
in	thread	is a particular thread in the system.
in	fn_eax	cpuid function
in	fn_ecx	cpuid extended function
out	ecx	is to read ecx from cpuid functionality.

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

## 5.13.2.5 esmi\_oob\_cpuid\_edx()

```
oob_status_t esmi_oob_cpuid_edx (
    uint8_t soc_num,
    uint32_t thread,
    uint32_t fn_eax,
    uint32_t fn_ecx,
    uint32_t * edx )
```

Read edx register on CPUID functionality.

Given a thread, fn\_eax as function and fn\_ecx as extended function input, this function will get the cpuid details for a particular thread at edx.

### **Parameters**

in	soc_num	Socket index.	
in	thread	is a particular thread in the system.	
in	fn_eax	cpuid function	
in	fn_ecx	cpuid extended function	
out	edx	is to read edx from cpuid functionality.	

### Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

# 5.13.2.6 read\_max\_threads\_per\_I3()

Read max threads per L3 cache.

Reads max threads per L3 cache.

### **Parameters**

in	soc_num	Socket index.
out	threads⊷	threads per L3 cache.
	13	

OOB_SUCCESS	is returned upon successful call.

None-zero	is returned upon failure.
-----------	---------------------------

# 5.14 SB-RMI Register Read Byte Protocol

The SB-RMI registers can be read or written from the SMBus interface using the SMBus defined PEC-optional Read Byte and Write Byte protocols with the SB-RMI register number in the command byte.

### **Functions**

• oob status t read sbrmi revision (uint8 t soc num, uint8 t \*buffer)

Read revision from SB\_RMI register command. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob\_status\_t read\_sbrmi\_control (uint8\_t soc\_num, uint8\_t \*buffer)

Read Control byte from SB\_RMI register command. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob status t read sbrmi status (uint8 t soc num, uint8 t \*buffer)

Read one byte of Status value from SB\_RMI register command. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t read\_sbrmi\_readsize (uint8\_t soc\_num, uint8\_t \*buffer)

This register specifies the number of bytes to return when using the block read protocol to read SBRMI← \_x[4F:10]. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t read\_sbrmi\_threadenablestatus (uint8\_t soc\_num, uint8\_t \*buffer)

Read one byte of Thread Status from SB\_RMI register command. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t read\_sbrmi\_multithreadenablestatus (uint8\_t soc\_num, uint8\_t \*buffer)

Read one byte of Thread Status from SB\_RMI register command. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t read\_sbrmi\_swinterrupt (uint8\_t soc\_num, uint8\_t \*buffer)

This register is used by the SMBus master to generate an interrupt to the processor to indicate that a message is available.. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t read\_sbrmi\_threadnumber (uint8\_t soc\_num, uint8\_t \*buffer)

This register indicates the maximum number of threads present. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t read\_sbrmi\_mp0\_msg (uint8\_t soc\_num, uint8\_t \*buffer)

This register will read the message running on the MP0. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob\_status\_t read\_sbrmi\_alert\_status (uint8\_t soc\_num, uint8\_t num\_of\_alert\_status\_reg, uint8\_t \*\*buffer)

This function will read bit vector for all the threads. Value of 1 indicates MCE occured for the thread and is set by hardware. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

oob\_status\_t read\_sbrmi\_alert\_mask (uint8\_t soc\_num, uint8\_t num\_of\_alert\_mask\_reg, uint8\_t \*\*buffer)

This function will read bit vector for all the threads. Value of 1 indicates alert signaling disabled for corresponding SBRMI::AlertStatus[MceStat] for the thread. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-00h-0Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob\_status\_t read\_sbrmi\_inbound\_msg (uint8\_t soc\_num, uint8\_t \*buffer)

This register will read the inbound message. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob status t read sbrmi outbound msg (uint8 t soc num, uint8 t \*buffer)

This register will read the outbound message. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob status t read sbrmi threadnumberlow (uint8 t soc num, uint8 t \*buffer)

This register indicates the low part of maximum number of threads. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t read\_sbrmi\_threadnumberhi (uint8\_t soc\_num, uint8\_t \*buffer)

This register indicates the upper part of maximum number of threads. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob status t read sbrmi thread cs (uint8 t soc num, uint8 t \*buffer)

This register is used to read the thread cs. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob status t read sbrmi ras status (uint8 t soc num, uint8 t \*buffer)

This register will read the ras status. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-00h-0Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob status t clear\_sbrmi\_ras\_status (uint8\_t soc\_num, uint8\_t buffer)

This API will clear ras status register. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

oob\_status\_t esmi\_get\_threads\_per\_socket (uint8\_t soc\_num, uint32\_t \*threads\_per\_socket)

Get the number of threads per socket.

## **Variables**

const uint8 t thread en reg v10 [MAX THREAD REG V10]

thread enable register revision 0x10

const uint8\_t thread\_en\_reg\_v20 [MAX\_THREAD\_REG\_V20]

thread enable register revision 0x20

• const uint16\_t thread\_en\_reg\_v21\_dense [MAX\_THREAD\_REG\_V21\_DENSE]

thread enable register revision 0x21 for dense plaform

const uint8 t alert status [MAX ALERT REG]

alert status register

const uint16\_t alert\_status\_v21\_dense [MAX\_ALERT\_REG\_V21\_DENSE]

alert status register for V21 dense platform

const uint8\_t alert\_mask [MAX\_ALERT\_REG]

alert mask

const uint16\_t alert\_mask\_v21\_dense [MAX\_ALERT\_REG\_V21\_DENSE]

alert mask

## 5.14.1 Detailed Description

The SB-RMI registers can be read or written from the SMBus interface using the SMBus defined PEC-optional Read Byte and Write Byte protocols with the SB-RMI register number in the command byte.

#### 5.14.2 Function Documentation

## 5.14.2.1 read\_sbrmi\_alert\_status()

This function will read bit vector for all the threads. Value of 1 indicates MCE occured for the thread and is set by hardware. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

## **Parameters**

in	soc_num	Socket index.	
in	num_of_alert_status_reg	number of alert status registers.	
in,out	buffer	a pointer to read all "num_of_alert_status_reg" of alert status registers. Buffer length should be equal to "num_of_alert_status_reg" value.	

## Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

## 5.14.2.2 read\_sbrmi\_alert\_mask()

This function will read bit vector for all the threads. Value of 1 indicates alert signaling disabled for corresponding S← BRMI::AlertStatus[MceStat] for the thread. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

### **Parameters**

in	soc_num	Socket index.
in	num_of_alert_mask_reg	number of alert mask registers.
in,out	buffer	a pointer to read all "num_of_alert_mask_reg" of alert mask registers.  Buffer length should be equal to "num_of_alert_mask_reg" value.

## Return values

OOB_SUCCESS	is returned upon successful call.	
None-zero	is returned upon failure.	

## 5.14.2.3 clear\_sbrmi\_ras\_status()

This API will clear ras status register. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.
in	buffer	bit mask to clear ras status bits

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 5.14.2.4 esmi\_get\_threads\_per\_socket()

Get the number of threads per socket.

Get the total number of threads in a socket.

### **Parameters**

in	soc_num	Socket index.
in,out	threads_per_socket	is returned

### Return values

threads_per_socket	is returned upon successful call.
--------------------	-----------------------------------

## 5.14.3 Variable Documentation

## 5.14.3.1 thread\_en\_reg\_v10

```
const uint8_t thread_en_reg_v10
```

thread enable register revision 0x10

Read one byte from a given SB\_RMI register number provided socket index and buffer to get the read data for a particular SB-RMI command register.

Given a socket index  $socket\_ind$  and a pointer to hold the output at uint8\_t buffer, this function will get the value from a particular command of SB\_RMI register.

## **Parameters**

in	soc_num	Socket uindex.
in,out	buffer	a pointer to a uint8_t that indicates value to hold

## Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

This value specifies the APML specification revision that the product is compliant to. 0x10 = 1.0x Revision.

thread enable register revision 0x10

# 5.15 SBTSI Register Read Byte Protocol

Below functions provide interface to read one byte from the SB-TSI register and output is from a given SB\_TSI register command.

#### **Functions**

oob\_status\_t read\_sbtsi\_cpuinttemp (uint8\_t soc\_num, uint8\_t \*buffer)

integer CPU temperature value The CPU temperature is calculated by adding the CPU temperature offset(S← BTSI::CpuTempOffInt, SBTSI::CpuTempOffDec) to the processor control temperature (Tctl). SBTSI::CpuTempInt and SBTSI::CpuTempDec combine to return the CPU temperature. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob status t read sbtsi status (uint8 t soc num, uint8 t \*buffer)

Status register is Read-only, volatile field If SBTSI::AlertConfig[AlertCompEn] == 0 , the temperature alert is latched high until the alert is read. If SBTSI::AlertConfig[AlertCompEn] == 1, the alert is cleared when the temperature does not meet the threshold conditions for temperature and number of samples. Supported platforms←: Fam-19h Mod-00h-0Fh, Fam-19h Mod-10h-1Fh, Fam-19h Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

oob\_status\_t read\_sbtsi\_config (uint8\_t soc\_num, uint8\_t \*buffer)

The bits in this register are Read-only and can be written by Writing to the corresponding bits in SBTSI←::ConfigWr Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob status t read sbtsi updaterate (uint8 t soc num, float \*buffer)

This register value specifies the rate at which CPU temperature is compared against the temperature thresholds to determine if an alert event has occurred. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t write\_sbtsi\_updaterate (uint8\_t soc\_num, float uprate)

This register value specifies the rate at which CPU temperature is compared against the temperature thresholds to determine if an alert event has occurred. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t read\_sbtsi\_hitempint (uint8\_t soc\_num, uint8\_t \*buffer)

This value specifies the integer portion of the high temperature threshold. The high temperature threshold specifies the CPU temperature that causes ALERT\_L to assert if the CPU temperature is greater than or equal to the threshold. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t read\_sbtsi\_lotempint (uint8\_t soc\_num, uint8\_t \*buffer)

This value specifies the integer portion of the low temperature threshold. The low temperature threshold specifies the CPU temperature that causes ALERT\_L to assert if the CPU temperature is less than or equal to the threshold Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob\_status\_t read\_sbtsi\_configwrite (uint8\_t soc\_num, uint8\_t \*buffer)

This register provides write access to SBTSI::Config Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t read\_sbtsi\_cputempdecimal (uint8\_t soc\_num, float \*buffer)

The value returns the decimal portion of the CPU temperature Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t read\_sbtsi\_cputempoffint (uint8\_t soc\_num, uint8\_t \*temp\_int)

SBTSI::CpuTempOffInt and SBTSI::CpuTempOffDec combine to specify the CPU temperature offset Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob\_status\_t read\_sbtsi\_cputempoffdec (uint8\_t soc\_num, float \*temp\_dec)

This value specifies the decimal/fractional portion of the CPU temperature offset added to Tctl to calculate the CPU temperature. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob status t read sbtsi hitempdecimal (uint8 t soc num, float \*temp dec)

This value specifies the decimal portion of the high temperature threshold. Supported platforms : Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh. oob\_status\_t read\_sbtsi\_lotempdecimal (uint8\_t soc\_num, float \*temp\_dec)

value specifies the decimal portion of the low temperature threshold. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob status t read sbtsi timeoutconfig (uint8 t soc num, uint8 t \*timeout)

value specifies 0=SMBus defined timeout support disabled. 1=SMBus defined timeout support enabled. SMBus timeout enable. If SB-RMI is in use, SMBus timeouts should be enabled or disabled in a consistent manner on both interfaces. SMBus defined timeouts are not disabled for SB-RMI when this bit is set to 0. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob status t read sbtsi alertthreshold (uint8 t soc num, uint8 t \*samples)

Specifies the number of consecutive CPU temperature samples for which a temperature alert condition needs to remain valid before the corresponding alert bit is set. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t read\_sbtsi\_alertconfig (uint8\_t soc\_num, uint8\_t \*mode)

Status register is Read-only, volatile field If SBTSI::AlertConfig[AlertCompEn] == 0 , the temperature alert is latched high until the alert is read. If SBTSI::AlertConfig[AlertCompEn] == 1, the alert is cleared when the temperature does not meet the threshold conditions for temperature and number of samples. Supported platforms  $\leftarrow$ : Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob\_status\_t read\_sbtsi\_manufid (uint8\_t soc\_num, uint8\_t \*man\_id)

Returns the AMD manufacture ID Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob status t read sbtsi revision (uint8 t soc num, uint8 t \*rivision)

Specifies the SBI temperature sensor interface revision Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob status t sbtsi get cputemp (uint8 t soc num, float \*cpu temp)

CPU temperature value The CPU temperature is calculated by adding SBTSI::CpuTempInt and SBTSI::CpuTempDec combine to return the CPU temperature. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t sbtsi\_get\_temp\_status (uint8\_t soc\_num, uint8\_t \*loalert, uint8\_t \*hialert)

Status register is Read-only, volatile field If SBTSI::AlertConfig[AlertCompEn] == 0 , the temperature alert is latched high until the alert is read. If SBTSI::AlertConfig[AlertCompEn] == 1, the alert is cleared when the temperature does not meet the threshold conditions for temperature and number of samples. Supported platforms  $\leftarrow$ : Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t sbtsi\_get\_config (uint8\_t soc\_num, uint8\_t \*al\_mask, uint8\_t \*run\_stop, uint8\_t \*read\_ord, uint8 t \*ara)

The bits in this register are Read-only and can be written by Writing to the corresponding bits in SBTSl←::ConfigWr Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t sbtsi\_set\_configwr (uint8\_t soc\_num, uint8\_t mode, uint8\_t config\_mask)

The bits in this register are defined sbtsi\_config\_write and can be written by writing to the corresponding bits in SB← TSI::ConfigWr Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob status t sbtsi get timeout (uint8 t soc num, uint8 t \*timeout en)

To verify if timeout support enabled or disabled Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob status t sbtsi set timeout config (uint8 t soc num, uint8 t mode)

To enable/disable timeout support Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-00h-0Fh.

· oob status t sbtsi set hitemp threshold (uint8 t soc num, float hitemp thr)

This value set the high temperature threshold. The high temperature threshold specifies the CPU temperature that causes ALERT\_L to assert if the CPU temperature is greater than or equal to the threshold. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

· oob status t sbtsi set lotemp threshold (uint8 t soc num, float lotemp thr)

This value set the low temperature threshold. The low temperature threshold specifies the CPU temperature that causes ALERT\_L to assert if the CPU temperature is less than or equal to the threshold. Supported platforms: Fam-19h Mod-00h-0Fh, Fam-19h Mod-10h-1Fh, Fam-19h Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

oob\_status\_t sbtsi\_get\_hitemp\_threshold (uint8\_t soc\_num, float \*hitemp\_thr)

This value specifies the high temperature threshold. The high temperature threshold specifies the CPU temperature that causes ALERT\_L to assert if the CPU temperature is greater than or equal to the threshold. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob status t sbtsi get lotemp threshold (uint8 t soc num, float \*lotemp thr)

This value specifies the low temperature threshold. The low temperature threshold specifies the CPU temperature that causes ALERT\_L to assert if the CPU temperature is less than or equal to the threshold. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

- oob\_status\_t read\_sbtsi\_cputempoffset (uint8\_t soc\_num, float \*temp\_offset)
  - SBTSI::CpuTempOffInt and SBTSI::CpuTempOffDec combine to specify the CPU temperature offset Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.
- oob\_status\_t write\_sbtsi\_cputempoffset (uint8\_t soc\_num, float temp\_offset)
  - SBTSI::CpuTempOffInt and SBTSI::CpuTempOffDec combine to set the CPU temperature offset Supported platforms: Fam-19h Mod-00h-0Fh, Fam-19h Mod-10h-1Fh, Fam-19h Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.
- oob status t sbtsi set alert threshold (uint8 t soc num, uint8 t samples)

Specifies the number of consecutive CPU temperature samples for which a temperature alert condition needs to remain valid before the corresponding alert bit is set. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob\_status\_t sbtsi\_set\_alert\_config (uint8\_t soc\_num, uint8\_t mode)

Alert comparator mode enable Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

## 5.15.1 Detailed Description

Below functions provide interface to read one byte from the SB-TSI register and output is from a given SB\_TSI register command.

## 5.15.2 Function Documentation

### 5.15.2.1 read\_sbtsi\_cpuinttemp()

integer CPU temperature value The CPU temperature is calculated by adding the CPU temperature offset(S← BTSI::CpuTempOffInt, SBTSI::CpuTempOffDec) to the processor control temperature (Tctl). SBTSI::CpuTempInt and SBTSI::CpuTempDec combine to return the CPU temperature. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

This field returns the integer portion of the CPU temperature

### **Parameters**

in	soc_num	Socket index.
in,out	buffer	a pointer to hold the cpu temperature

#### **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 5.15.2.2 read\_sbtsi\_status()

Status register is Read-only, volatile field If SBTSI::AlertConfig[AlertCompEn] == 0, the temperature alert is latched high until the alert is read. If SBTSI::AlertConfig[AlertCompEn] == 1, the alert is cleared when the temperature does not meet the threshold conditions for temperature and number of samples. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.
in,out	buffer	a pointer to hold the cpu temperature

#### **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

#### 5.15.2.3 read sbtsi config()

The bits in this register are Read-only and can be written by Writing to the corresponding bits in SBTSI 

::ConfigWr Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

## **Parameters**

in	soc_num	Socket index.
in,out	buffer	a pointer to hold the cpu temperature

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 5.15.2.4 read\_sbtsi\_updaterate()

This register value specifies the rate at which CPU temperature is compared against the temperature thresholds to determine if an alert event has occurred. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.
in,out	buffer	a pointer to hold the cpu temperature

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 5.15.2.5 write\_sbtsi\_updaterate()

This register value specifies the rate at which CPU temperature is compared against the temperature thresholds to determine if an alert event has occurred. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

### **Parameters**

in	soc_num	Socket index.
in	uprate	value to write in raw format

### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 5.15.2.6 read\_sbtsi\_hitempint()

```
oob_status_t read_sbtsi_hitempint (
```

```
uint8_t soc_num,
uint8_t * buffer )
```

This value specifies the integer portion of the high temperature threshold. The high temperature threshold specifies the CPU temperature that causes ALERT\_L to assert if the CPU temperature is greater than or equal to the threshold. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.
in,out	buffer	a pointer to hold the integer part of high cpu temp

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 5.15.2.7 read\_sbtsi\_lotempint()

This value specifies the integer portion of the low temperature threshold. The low temperature threshold specifies the CPU temperature that causes ALERT\_L to assert if the CPU temperature is less than or equal to the threshold Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

### **Parameters**

in	soc_num	Socket index.
in,ou	t <i>buffer</i>	a pointer to hold the integer part of low cpu temp

### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 5.15.2.8 read\_sbtsi\_configwrite()

This register provides write access to SBTSI::Config Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

### **Parameters**

in	soc_num	Socket index.
in,out	buffer	a pointer to hold the configuraion

## Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 5.15.2.9 read\_sbtsi\_cputempdecimal()

The value returns the decimal portion of the CPU temperature Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

## **Parameters**

in	soc_num	Socket index.
in,out	buffer	a pointer to hold the cpu temperature decimal

## Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 5.15.2.10 read\_sbtsi\_cputempoffint()

SBTSI::CpuTempOffInt and SBTSI::CpuTempOffDec combine to specify the CPU temperature offset Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

### **Parameters**

in	soc_num	Socket index.
in,out	temp_int	a pointer to hold the cpu offset interger

### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 5.15.2.11 read\_sbtsi\_cputempoffdec()

This value specifies the decimal/fractional portion of the CPU temperature offset added to Tctl to calculate the CPU temperature. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

### **Parameters**

in	soc_num	Socket index.
in,out	temp_dec	a pointer to hold the cpu offset decimal

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 5.15.2.12 read\_sbtsi\_hitempdecimal()

This value specifies the decimal portion of the high temperature threshold. Supported platforms : Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

### **Parameters**

in	soc_num	Socket index.
in,out	temp_dec	a pointer to hold the decimal part of cpu high temp

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 5.15.2.13 read sbtsi lotempdecimal()

value specifies the decimal portion of the low temperature threshold. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.
in,out	temp_dec	a pointer to hold the decimal part of cpu low temperature

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 5.15.2.14 read\_sbtsi\_timeoutconfig()

value specifies 0=SMBus defined timeout support disabled. 1=SMBus defined timeout support enabled. SMBus timeout enable. If SB-RMI is in use, SMBus timeouts should be enabled or disabled in a consistent manner on both interfaces. SMBus defined timeouts are not disabled for SB-RMI when this bit is set to 0. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

## **Parameters**

in	soc_num	Socket index.
in,out	timeout	a pointer to hold the cpu timeout configuration

## Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 5.15.2.15 read\_sbtsi\_alertthreshold()

```
oob\_status\_t read_sbtsi_alertthreshold (
```

```
uint8_t soc_num,
uint8_t * samples )
```

Specifies the number of consecutive CPU temperature samples for which a temperature alert condition needs to remain valid before the corresponding alert bit is set. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.
in,out	samples	a pointer to hold the cpu temperature alert threshold

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 5.15.2.16 read\_sbtsi\_alertconfig()

Status register is Read-only, volatile field If SBTSI::AlertConfig[AlertCompEn] == 0, the temperature alert is latched high until the alert is read. If SBTSI::AlertConfig[AlertCompEn] == 1, the alert is cleared when the temperature does not meet the threshold conditions for temperature and number of samples. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

### **Parameters**

in	soc_num	Socket index.	
in,out	mode	a pointer to hold the cpu temperature alert configuration	

#### **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 5.15.2.17 read\_sbtsi\_manufid()

Returns the AMD manufacture ID Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.
in,out	man_id	a pointer to hold the manufacture id

### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 5.15.2.18 read\_sbtsi\_revision()

Specifies the SBI temperature sensor interface revision Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

## **Parameters**

ir	1	soc_num	Socket index.
ir	ı,out	rivision	a pointer to hold the cpu temperature revision

### **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 5.15.2.19 sbtsi\_get\_cputemp()

CPU temperature value The CPU temperature is calculated by adding SBTSI::CpuTempInt and SBTS  $\leftarrow$  I::CpuTempDec combine to return the CPU temperature. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

### **Parameters**

in	soc_num	Socket index.
in,out	cpu_temp	a pointer to get temperature of the CPU

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 5.15.2.20 sbtsi\_get\_temp\_status()

Status register is Read-only, volatile field If SBTSI::AlertConfig[AlertCompEn] == 0, the temperature alert is latched high until the alert is read. If SBTSI::AlertConfig[AlertCompEn] == 1, the alert is cleared when the temperature does not meet the threshold conditions for temperature and number of samples. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.
in,out	loalert	1=> CPU temp is less than or equal to low temperature threshold for consecutive
		samples
in,out	hialert	1=> CPU temp is greater than or equal to high temperature threshold for consecutive
		samples

### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 5.15.2.21 sbtsi\_get\_config()

```
oob_status_t sbtsi_get_config (
    uint8_t soc_num,
    uint8_t * al_mask,
    uint8_t * run_stop,
    uint8_t * read_ord,
    uint8_t * ara )
```

The bits in this register are Read-only and can be written by Writing to the corresponding bits in SBTSI  $\leftarrow$  ::ConfigWr Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

### **Parameters**

in	soc_num	Socket index.

### **Parameters**

in,out	al_mask	0=> ALERT_L pin enabled. 1=> ALERT_L pin disabled and does not assert.	
in,out	run_stop	0=> Updates to CpuTempInt and CpuTempDec and alert comparisons are enabled.	
		1=> Updates are disabled and alert comparisons are disabled.	
in,out	read ord	0=> Reading CpuTempInt causes the satate of CpuTempDec to be latched. 1=>	
<b></b> ,	, ouu_o, u	0=> Housing operation pint decided the detect of operating 200 to 20 lettered. 1=>	
111, 000	7044 <u>-</u> 074	Reading CpuTempInt causes the satate of CpuTempDec to be latched.	

## Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 5.15.2.22 sbtsi\_set\_configwr()

The bits in this register are defined sbtsi\_config\_write and can be written by writing to the corresponding bits in SBTSI::ConfigWr Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

NOTE: Currently testing is not done for this API.

#### **Parameters**

in soc_num		Socket index.
in	mode	value to update 0 or 1
in	config_mask	which bit need to update

## Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 5.15.2.23 sbtsi\_get\_timeout()

To verify if timeout support enabled or disabled Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

ſ	in	soc_num	Socket index.
ſ	in,out	timeout_en	0=>SMBus defined timeout support disabled.

1=SMBus defined timeout support enabled. SMBus timeout enable. If SB-RMI is in use, SMBus timeouts should be enabled or disabled in a consistent manner on both interfaces. SMBus defined timeouts are not disabled for SB-RMI when this bit is set to 0.

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

#### 5.15.2.24 sbtsi\_set\_timeout\_config()

To enable/disable timeout support Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

### Parameters

in	soc_num	Socket index.
in	mode	0=>SMBus defined timeout support disabled.

1=>SMBus defined timeout support enabled. SMBus timeout enable. If SB-RMI is in use, SMBus timeouts should be enabled or disabled in a consistent manner on both interfaces. SMBus defined timeouts are not disabled for SB-RMI when this bit is set to 0.

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 5.15.2.25 sbtsi\_set\_hitemp\_threshold()

This value set the high temperature threshold. The high temperature threshold specifies the CPU temperature that causes ALERT\_L to assert if the CPU temperature is greater than or equal to the threshold. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

62 Module Documentation

#### **Parameters**

in	soc_num	Socket index.
in	hitemp_thr	Specifies the high temperature threshold

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

#### 5.15.2.26 sbtsi\_set\_lotemp\_threshold()

This value set the low temperature threshold. The low temperature threshold specifies the CPU temperature that causes ALERT\_L to assert if the CPU temperature is less than or equal to the threshold. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

	in	soc_num	Socket index.
ſ	in	lotemp_thr	Specifies the low temperature threshold

### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 5.15.2.27 sbtsi\_get\_hitemp\_threshold()

This value specifies the high temperature threshold. The high temperature threshold specifies the CPU temperature that causes ALERT\_L to assert if the CPU temperature is greater than or equal to the threshold. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.
in	hitemp_thr	Specifies the high temperature threshold

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

#### 5.15.2.28 sbtsi\_get\_lotemp\_threshold()

This value specifies the low temperature threshold. The low temperature threshold specifies the CPU temperature that causes ALERT\_L to assert if the CPU temperature is less than or equal to the threshold. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.
in,out	lotemp_thr	Get the low temperature threshold

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 5.15.2.29 read\_sbtsi\_cputempoffset()

SBTSI::CpuTempOffInt and SBTSI::CpuTempOffDec combine to specify the CPU temperature offset Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

### **Parameters**

in	soc_num	Socket index.
in,out	temp_offset	to get the offset value for temperature

#### **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

64 Module Documentation

#### 5.15.2.30 write\_sbtsi\_cputempoffset()

SBTSI::CpuTempOffInt and SBTSI::CpuTempOffDec combine to set the CPU temperature offset Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

	in	soc_num	Socket index.
ſ	in	temp_offset	to set the offset value for temperature

#### **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 5.15.2.31 sbtsi\_set\_alert\_threshold()

Specifies the number of consecutive CPU temperature samples for which a temperature alert condition needs to remain valid before the corresponding alert bit is set. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.
in	samples	Number of samples 0h: 1 sample 6h-1h: (value + 1) sample 7h: 8 sample

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

#### 5.15.2.32 sbtsi set alert config()

```
oob_status_t sbtsi_set_alert_config (
```

```
uint8_t soc_num,
uint8_t mode )
```

Alert comparator mode enable Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.
in	mode	0=> SBTSI::Status[TempHighAlert] & SBTSI::Status[TempLowAlert] are read-clear. 1=> SBTSI::Status[TempHighAlert] & SBTSI::Status[TempLowAlert] are read-only. ARA response disabled.

### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

Module Documentation

# **Chapter 6**

# **Data Structure Documentation**

# 6.1 apml\_encodings Struct Reference

APML link ID encodings for legacy platforms and MI300A. Structure contains the following members. Link ID encoding value and its name. MI300A APML Link ID Encoding: 00000011b: P2 00000100b: P3 00001000b: G0 00001001b: G1 00001010b: G2 00001011b: G3 00001100b: G4 00001101b: G5 00001110b: G6 00001111b: G7 For other platforms the APML Link ID Encoding: 00000001b: P0 00000010b: P1 00000100b: P2 00001000b: P3 00010000b: G0 00100000b: G1 01000000b: G2 10000000b: G3.

```
#include <apml_common.h>
```

### **Data Fields**

- uint8\_t val
   Link ID encoding value.
- char name [3]

Link ID encoding name.

### 6.1.1 Detailed Description

APML link ID encodings for legacy platforms and MI300A. Structure contains the following members. Link ID encoding value and its name. MI300A APML Link ID Encoding: 00000011b: P2 00000100b: P3 00001000b: G0 00001001b: G1 00001010b: G2 00001011b: G3 00001100b: G4 00001101b: G5 00001110b: G6 00001111b: G7 For other platforms the APML Link ID Encoding: 00000001b: P0 00000010b: P1 00000100b: P2 00001000b: P3 00010000b: G0 00100000b: G1 01000000b: G2 10000000b: G3.

The documentation for this struct was generated from the following file:

· apml\_common.h

# 6.2 dimm power Struct Reference

DIMM power(mW), update rate(ms) and dimm address.

```
#include <esmi_mailbox.h>
```

```
    uint16_t power: 15
        Dimm power consumption.

    uint16_t update_rate: 9
        update rate in ms
```

uint8\_t dimm\_addr

Dimm address.

### 6.2.1 Detailed Description

DIMM power(mW), update rate(ms) and dimm address.

The documentation for this struct was generated from the following file:

· esmi\_mailbox.h

# 6.3 dimm\_spd\_d\_in Struct Reference

dimm\_spd\_d\_in: strucutre contains following memebers to be passed as input, to get 4 byte DIMM spd register data

```
#include <esmi_mailbox.h>
```

### **Data Fields**

```
    uint8_t dimm_addr
    DIMM address.
```

• uint8\_t lid: 4

local identifier of device

• uint16\_t reg\_offset: 11

Register offset in given register space.

• uint8\_t reg\_space: 1

Register space, Volatile:0, NVM:1.

uint8\_t rsvd

reserved

#### 6.3.1 Detailed Description

dimm\_spd\_d\_in: strucutre contains following memebers to be passed as input, to get 4 byte DIMM spd register data

The documentation for this struct was generated from the following file:

esmi\_mailbox.h

# 6.4 dimm thermal Struct Reference

DIMM thermal sensor (degree C), update rate and dimm address.

```
#include <esmi_mailbox.h>
```

### **Data Fields**

```
    uint16_t sensor: 11
        Dimm thermal sensor.

    uint16_t update_rate: 9
        update rate in ms

    uint8_t dimm_addr
    Dimm address.
```

### 6.4.1 Detailed Description

DIMM thermal sensor (degree C), update rate and dimm address.

The documentation for this struct was generated from the following file:

• esmi\_mailbox.h

# 6.5 dpm\_level Struct Reference

Max and min LCK DPM level on a given NBIO ID. Valid Max and min DPM level values are 0 - 1.

```
#include <esmi_mailbox.h>
```

#### **Data Fields**

```
    uint8_t max_dpm_level
        Max LCLK DPM level [0 - 1].
    uint8_t min_dpm_level
        Min LCLK DPM level [0 - 1].
```

### 6.5.1 Detailed Description

Max and min LCK DPM level on a given NBIO ID. Valid Max and min DPM level values are 0 - 1.

The documentation for this struct was generated from the following file:

• esmi\_mailbox.h

# 6.6 freq\_limits Struct Reference

struct containing max frequency and min frequencey limit

```
#include <rmi_mailbox_mi300.h>
```

#### **Data Fields**

uint16\_t max

Max clock frequency.

• uint16\_t min

Min clock frequency.

# 6.6.1 Detailed Description

struct containing max frequency and min frequencey limit

The documentation for this struct was generated from the following file:

• rmi\_mailbox\_mi300.h

# 6.7 hbm\_device\_info Struct Reference

struct containing device vendor, part number and total memory size in GBs.

```
#include <rmi_mailbox_mi300.h>
```

#### **Data Fields**

• uint8\_t dev\_vendor

device vendor

uint8\_t part\_num

part number

uint16\_t total\_mem

total memory size(GBs)

## 6.7.1 Detailed Description

struct containing device vendor, part number and total memory size in GBs.

The documentation for this struct was generated from the following file:

rmi\_mailbox\_mi300.h

# 6.8 host status Struct Reference

struct containing power management controlling status, driving running status.

```
#include <rmi_mailbox_mi300.h>
```

#### **Data Fields**

```
    uint8_t controller_status: 1
        power mangagement controller status

    uint8_t driver_status: 1
        driver running status
```

### 6.8.1 Detailed Description

struct containing power management controlling status, driving running status.

The documentation for this struct was generated from the following file:

• rmi\_mailbox\_mi300.h

# 6.9 lclk\_dpm\_level\_range Struct Reference

Max and Min Link frequency clock (LCLK) DPM level on a socket. 8 bit NBIO ID, dpm\_level struct containing 8 bit max DPM level, 8 bit min DPM level.

```
#include <esmi_mailbox.h>
```

### **Data Fields**

```
    uint8_t nbio_id
        NBIOD id (8 bit data [0 - 3])

    struct dpm_level dpm
        struct with max dpm, min dpm levels
```

### 6.9.1 Detailed Description

Max and Min Link frequency clock (LCLK) DPM level on a socket. 8 bit NBIO ID, dpm\_level struct containing 8 bit max DPM level, 8 bit min DPM level.

The documentation for this struct was generated from the following file:

esmi\_mailbox.h

# 6.10 link id bw type Struct Reference

APML LINK ID and Bandwidth type Information.lt contains APML LINK ID Encoding. Non-MI300 Platforms Valid Link ID encodings are 1(P0), 2(P1), 4(P2), 8(P3), 16(G0), 32(G1), 64(G2), 128(G3). Valid APML MI300 APML LINK ID Encoding. Valid Link ID encodings are 3(P2), 4(P3), 8(G0), 9(G1), 10(G2), 11(G3), 12(G4), 13(G5), 14(G6), 15(G7). IO Bandwidth types 1(Aggregate\_BW), 2 (Read BW), 4 (Write BW).

```
#include <esmi mailbox.h>
```

#### **Data Fields**

apml\_io\_bw\_encoding bw\_type
 Bandwidth Type Information [1, 2, 4].

· uint8\_t link\_id

Link ID [3,4,8,9,10,11,12,13,14,15] for MI300 platforms.

### 6.10.1 Detailed Description

APML LINK ID and Bandwidth type Information.lt contains APML LINK ID Encoding. Non-MI300 Platforms Valid Link ID encodings are 1(P0), 2(P1), 4(P2), 8(P3), 16(G0), 32(G1), 64(G2), 128(G3). Valid APML MI300 APML LINK ID Encoding. Valid Link ID encodings are 3(P2), 4(P3), 8(G0), 9(G1), 10(G2), 11(G3), 12(G4), 13(G5), 14(G6), 15(G7). IO Bandwidth types 1(Aggregate\_BW), 2 (Read BW), 4 (Write BW).

#### 6.10.2 Field Documentation

# 6.10.2.1 link\_id

```
uint8_t link_id_bw_type::link_id
```

Link ID [3,4,8,9,10,11,12,13,14,15] for MI300 platforms.

Link ID [1,2,4,8,16,32,64,128] for Non-MI300 platforms

The documentation for this struct was generated from the following file:

· esmi\_mailbox.h

# 6.11 max ddr bw Struct Reference

Structure for Max DDR bandwidth and utilization. It contains max bandwidth(12 bit data) in GBps, current utilization bandwidth(12 bit data) in GBps, current utilized bandwidth(8 bit data) in percentage.

```
#include <esmi_mailbox.h>
```

```
    uint16_t max_bw: 12
        Max Bandwidth (12 bit data)
    uint16_t utilized_bw: 12
        Utilized Bandwidth (12 bit data)
    uint8_t utilized_pct
        Utilized Bandwidth percentage.
```

# 6.11.1 Detailed Description

Structure for Max DDR bandwidth and utilization. It contains max bandwidth(12 bit data) in GBps, current utilization bandwidth(12 bit data) in GBps, current utilized bandwidth(8 bit data) in percentage.

The documentation for this struct was generated from the following file:

• esmi\_mailbox.h

# 6.12 max mem bw Struct Reference

Structure for Max DDR/HBM bandwidth and utilization. It contains max bandwidth(16 bit data) in GBps, current utilization bandwidth(Read+Write)(16 bit data) in GBps.

```
#include <rmi_mailbox_mi300.h>
```

#### **Data Fields**

Utilized Bandwidth (16 bit data)

### 6.12.1 Detailed Description

Structure for Max DDR/HBM bandwidth and utilization. It contains max bandwidth(16 bit data) in GBps, current utilization bandwidth(Read+Write)(16 bit data) in GBps.

The documentation for this struct was generated from the following file:

• rmi mailbox mi300.h

# 6.13 mca\_bank Struct Reference

MCA bank information. It contains 16 bit Index for MCA Bank and 16 bit offset.

```
#include <esmi_mailbox.h>
```

- uint16\_t offset
   Offset with in MCA Bank.
- uint16\_t index

Index of MCA Bank.

# 6.13.1 Detailed Description

MCA bank information. It contains 16 bit Index for MCA Bank and 16 bit offset.

The documentation for this struct was generated from the following file:

• esmi\_mailbox.h

# 6.14 mclk\_fclk\_pstates Struct Reference

struct containing memory clock and fabric clock pstate mappings.

```
#include <rmi_mailbox_mi300.h>
```

### **Data Fields**

- uint16\_t mem\_clk
   memory clock frequency in MHz
- uint16\_t f\_clk

fabric clock frequnecy in MHz

### 6.14.1 Detailed Description

struct containing memory clock and fabric clock pstate mappings.

The documentation for this struct was generated from the following file:

• rmi\_mailbox\_mi300.h

# 6.15 nbio\_err\_log Struct Reference

NBIO quadrant(8 bit data) and NBIO register offset(24 bit) data.

```
#include <esmi_mailbox.h>
```

```
    uint8_t quadrant
        < NBIO quadrant data</li>
    uint32_t offset: 24
        < NBIO register offset (24 bit data)</li>
```

## 6.15.1 Detailed Description

NBIO quadrant(8 bit data) and NBIO register offset(24 bit) data.

The documentation for this struct was generated from the following file:

· esmi\_mailbox.h

# 6.16 oob\_config\_d\_in Struct Reference

Configure oob state infrastructure in SoC. structure consists of mca\_oob\_misc0\_ec\_enable, dram\_cecc\_oob\_ec ← \_mode, dram\_cecc\_leak\_rate, pcie\_err\_reporting\_en and mca\_err\_reporting\_en.

```
#include <esmi_mailbox.h>
```

#### **Data Fields**

```
    uint8_t mca_oob_misc0_ec_enable: 1
        Enable: 0 = disable, 1 = enable.
    uint8_t dram_cecc_oob_ec_mode: 2
    uint8_t dram_cecc_leak_rate: 5
        Valid values are 00 - 1Fh.
    uint8_t pcie_err_reporting_en: 1
        0 disable and 1 for enable
    uint8_t core_mca_err_reporting_en: 1
        0 disable and 1 for enable
```

## 6.16.1 Detailed Description

Configure oob state infrastructure in SoC. structure consists of mca\_oob\_misc0\_ec\_enable, dram\_cecc\_oob\_ec ← \_mode, dram\_cecc\_leak\_rate, pcie\_err\_reporting\_en and mca\_err\_reporting\_en.

### 6.16.2 Field Documentation

#### 6.16.2.1 mca\_oob\_misc0\_ec\_enable

uint8\_t oob\_config\_d\_in::mca\_oob\_misc0\_ec\_enable

Enable: 0 = disable, 1 = enable.

MCA OOB MISC0 Error Counter

#### 6.16.2.2 dram\_cecc\_oob\_ec\_mode

```
uint8_t oob_config_d_in::dram_cecc_oob_ec_mode
```

DRAM CECC OOB error counter mode 00 = disable, 01 enable in noleak mode, 10 = enable in leak mode and 11 is reserved

#### 6.16.2.3 dram\_cecc\_leak\_rate

```
uint8_t oob_config_d_in::dram_cecc_leak_rate
```

Valid values are 00 - 1Fh.

DRAM CECC OOB leak rate.

#### 6.16.2.4 pcie\_err\_reporting\_en

```
uint8_t oob_config_d_in::pcie_err_reporting_en
```

0 disable and 1 for enable

PCIe OOB error reporting enable

### 6.16.2.5 core\_mca\_err\_reporting\_en

```
uint8_t oob_config_d_in::core_mca_err_reporting_en
```

0 disable and 1 for enable

MCA OOB error reporting enable

The documentation for this struct was generated from the following file:

· esmi\_mailbox.h

# 6.17 pci\_address Struct Reference

PCI address information .PCI address includes 4 bit segment, 12 bit aligned offset, 8 bit bus, 5 bit device info and 3 bit function.

```
#include <esmi_mailbox.h>
```

```
uint8_t func: 3
function (3 bit data)
uint8_t device: 5
device info (5 bit data)
uint8_t bus
bus (8 bit data)
uint16_t offset: 12
offset address (12 bit data)
uint8_t segment: 4
segment (4 bit data)
```

# 6.17.1 Detailed Description

PCI address information .PCI address includes 4 bit segment, 12 bit aligned offset, 8 bit bus, 5 bit device info and 3 bit function.

The documentation for this struct was generated from the following file:

• esmi\_mailbox.h

# 6.18 processor\_info Struct Reference

```
Read Proccessor Info.
```

```
#include <esmi_cpuid_msr.h>
```

#### **Data Fields**

```
    uint32_t family
        Processor Family in hexa.
        uint32_t model
```

Processor Model in hexa.

uint32\_t step\_id
 Stepping Identifier in hexa.

### 6.18.1 Detailed Description

Read Proccessor Info.

The documentation for this struct was generated from the following file:

esmi\_cpuid\_msr.h

# 6.19 pstate freq Struct Reference

DF P-state frequency.It includes mem clock(16 bit data) frequency (DRAM memory clock), data fabric clock (12 bit data), UMC clock divider (UMC) (1 bit data).

```
#include <esmi_mailbox.h>
```

#### **Data Fields**

· uint16 t mem clk

DRAM Memory clock Frequency (MHz)(12 bit)

uint16\_t fclk: 12

Data fabric clock (MHz)(12 bit data)

• uint8\_t uclk: 1

UMC clock divider (1 bit data)

### 6.19.1 Detailed Description

DF P-state frequency. It includes mem clock (16 bit data) frequency (DRAM memory clock), data fabric clock (12 bit data), UMC clock divider (UMC) (1 bit data).

The documentation for this struct was generated from the following file:

· esmi mailbox.h

# 6.20 ras\_df\_err\_chk Struct Reference

RAS df err validity check output status. Structure contains the following members. df\_block\_instances number of block instance with error log to report (0 - 256) err\_log\_len length of error log in bytes per instance (0 - 256).

```
#include <esmi mailbox.h>
```

### **Data Fields**

· uint32\_t add\_err\_data

field is updated when additional error data is available

• uint16\_t df\_block\_instances: 9

Number of DF block instances.

uint16\_t err\_log\_len: 9

len of er log in bytes per inst.

#### 6.20.1 Detailed Description

RAS df err validity check output status. Structure contains the following members. df\_block\_instances number of block instance with error log to report (0 - 256) err\_log\_len length of error log in bytes per instance (0 - 256).

The documentation for this struct was generated from the following file:

esmi\_mailbox.h

# 6.21 ras df err dump Union Reference

RAS df error dump input. Union contains the following members. input[0] 4 byte alligned offset in error log (0 - 255) input[1] DF block ID (0 - 255) input[2] Zero based index of DF block instance (0 - 255) input[3] Reserved data\_in 32-bit data input.

```
#include <esmi_mailbox.h>
```

#### **Data Fields**

uint8\_t input [4]
 [2] block ID inst, [3] RESERVED
 uint32\_t data\_in
 32 bit data in for the DF err dump

## 6.21.1 Detailed Description

RAS df error dump input. Union contains the following members. input[0] 4 byte alligned offset in error log (0 - 255) input[1] DF block ID (0 - 255) input[2] Zero based index of DF block instance (0 - 255) input[3] Reserved data\_in 32-bit data input.

#### 6.21.2 Field Documentation

#### 6.21.2.1 input

```
uint8_t ras_df_err_dump::input[4]
[2] block ID inst, [3] RESERVED
[0] offset, [1] DF block ID
```

The documentation for this union was generated from the following file:

· esmi\_mailbox.h

# 6.22 ras\_override\_delay Struct Reference

BMC RAS override delay reset CPU on sync flood. The structure contains delay value override in mins [5 -120 mins], disable delay counter and stop delay counter. If disable delay counter is set ResetCpuOnSyncFlood response will NOT be delayed in the next SyncFlood regardless of the value specified in delay\_val\_override. If StopDelayCounter is set it stops the active delay countdown which extends the DelayResetCpuOnSyncFlood indefinitely and system will not reset.

```
#include <esmi_mailbox.h>
```

```
    uint8_t delay_val_override
        Delay value override [5 -120 mins].
    uint8_t disable_delay_counter: 1
        Disable delay counter.
    uint8_t stop_delay_counter: 1
        stop delay counter
```

### 6.22.1 Detailed Description

BMC RAS override delay reset CPU on sync flood. The structure contains delay value override in mins [5 -120 mins], disable delay counter and stop delay counter. If disable delay counter is set ResetCpuOnSyncFlood response will NOT be delayed in the next SyncFlood regardless of the value specified in delay\_val\_override. If StopDelayCounter is set it stops the active delay countdown which extends the DelayResetCpuOnSyncFlood indefinitely and system will not reset.

The documentation for this struct was generated from the following file:

· esmi\_mailbox.h

# 6.23 ras rt err req type Struct Reference

Get the Error type and request type. Supported Runtime error type[1:0]:

```
#include <esmi_mailbox.h>
```

### **Data Fields**

```
    uint8_t err_type: 2
        Error type, [00, 01, 10].

    uint8_t req_type: 1
        Request type, [0, 1].
```

### 6.23.1 Detailed Description

Get the Error type and request type. Supported Runtime error type[1:0]:

```
• 00 = MCA
```

- 01 = DRAM CECC
- 10 = PCIe Supported Request type[31]:
- · 0: polling mode
- 1: interrupt mode

The documentation for this struct was generated from the following file:

esmi\_mailbox.h

# 6.24 ras rt valid err inst Struct Reference

Number of valid error instance per category. It consists of number of bytes per each category and number of instances of each category.

```
#include <esmi_mailbox.h>
```

#### **Data Fields**

• uint16 t number bytes

Number of bytes of given category.

· uint16\_t number\_of\_inst

Number of instances of given catg.

### 6.24.1 Detailed Description

Number of valid error instance per category. It consists of number of bytes per each category and number of instances of each category.

The documentation for this struct was generated from the following file:

· esmi\_mailbox.h

# 6.25 run\_time\_err\_d\_in Struct Reference

Get run time error information data\_in. Runtime error data\_in includes 4 byte aligned offset in instance, runtime error category and zero based index of valid instance number of bytes per each category and number of instances of each category.

```
#include <esmi_mailbox.h>
```

# **Data Fields**

uint8\_t offset

4 byte aligned offset in instance

· uint8\_t category

Runtime error category.

uint8\_t valid\_inst\_index

Valid inst index returned by 61h.

#### 6.25.1 Detailed Description

Get run time error information data\_in. Runtime error data\_in includes 4 byte aligned offset in instance, runtime error category and zero based index of valid instance number of bytes per each category and number of instances of each category.

The documentation for this struct was generated from the following file:

esmi\_mailbox.h

# 6.26 run\_time\_threshold Struct Reference

Configure threshold counters for MCA, DRAM CECC and PCIE. structure consists of error type, error count threshold and max interrupt rate.

```
#include <esmi_mailbox.h>
```

#### **Data Fields**

```
    uint8_t err_type: 2
        10 (PCIE_UE) and 11(RSVD)
    uint16_t err_count_th
        error count threshold
    uint8_t max_intrupt_rate: 4
        Max interrupt rate.
```

# 6.26.1 Detailed Description

Configure threshold counters for MCA, DRAM CECC and PCIE. structure consists of error type, error count threshold and max interrupt rate.

#### 6.26.2 Field Documentation

```
uint8_t run_time_threshold::err_type

10 (PCIE_UE) and 11(RSVD)
```

error type [00(MCA), 01(DRAM CECC)

The documentation for this struct was generated from the following file:

• esmi\_mailbox.h

6.26.2.1 err\_type

# 6.27 statistics Struct Reference

struct containing statistics parameter of interest and output control pstate mappings.

```
#include <rmi_mailbox_mi300.h>
```

uint16\_t stat\_param
 statistics parameter of interest
 uint16\_t output\_control

# 6.27.1 Detailed Description

Output control.

struct containing statistics parameter of interest and output control pstate mappings.

The documentation for this struct was generated from the following file:

• rmi\_mailbox\_mi300.h

# 6.28 svi\_port\_domain Struct Reference

struct containing port and slave address.

```
#include <rmi_mailbox_mi300.h>
```

### **Data Fields**

# 6.28.1 Detailed Description

struct containing port and slave address.

The documentation for this struct was generated from the following file:

• rmi\_mailbox\_mi300.h

# 6.29 temp\_refresh\_rate Struct Reference

DIMM temperature range and refresh rate, temperature update flag.

```
#include <esmi_mailbox.h>
```

```
    uint8_t range: 3
        temp refresh rate (3 bit data)
    uint8_t ref_rate: 1
        temp update flag (1 bit data)
```

### 6.29.1 Detailed Description

DIMM temperature range and refresh rate, temperature update flag.

The documentation for this struct was generated from the following file:

esmi\_mailbox.h

# 6.30 xgmi speed rate n width Struct Reference

struct containing xgmi speed rate in MHZ and link width in units of Gpbs. If link\_width[0] = 1 then XGMI link X2 is supported. If link\_width[1] = 1 then XGMI link X4 is supported. If Link\_width[2] = 1 then XGMI link X4 is supported and similarly if link\_width[3] = 1 then XGMI link X8 is supported.

```
#include <rmi_mailbox_mi300.h>
```

### **Data Fields**

```
    uint16_t speed_rate
        Speed rate.

    uint8_t link_width: 4
        XGMI link width.
```

### 6.30.1 Detailed Description

struct containing xgmi speed rate in MHZ and link width in units of Gpbs. If link\_width[0] = 1 then XGMI link X2 is supported. If link\_width[1] = 1 then XGMI link X4 is supported. If Link\_width[2] = 1 then XGMI link X4 is supported and similarly if link\_width[3] = 1 then XGMI link X8 is supported.

The documentation for this struct was generated from the following file:

• rmi\_mailbox\_mi300.h

# **Chapter 7**

# **File Documentation**

# 7.1 apml.h File Reference

```
#include <stdbool.h>
#include <linux/amd-apml.h>
#include "apml_err.h"
```

#### **Macros**

#define SBRMI "sbrmi"

SBRMI module //.

• #define SBTSI "sbtsi"

SBTSI module //.

#define MAX DEV COUNT 8

APML ADDRESSES count.

#### **Enumerations**

enum sbrmi outbnd msg {

 $\label{eq:sbrmi_outbndmsg0} \textbf{SBRMI\_OUTBNDMSG1}, \textbf{SBRMI\_OUTBNDMSG2}, \textbf{SBRMI\_OUTBNDM} \boldsymbol{\hookleftarrow} \textbf{SG3},$ 

 ${\tt SBRMI\_OUTBNDMSG4}, {\tt SBRMI\_OUTBNDMSG5}, {\tt SBRMI\_OUTBNDMSG6}, {\tt SBRMI\_OUTBNDMSG7} \}$ 

SBRMI outbound messages defined in the APML library.

enum sbrmi\_inbnd\_msg {

SBRMI\_INBNDMSG0 = 0x38, SBRMI\_INBNDMSG1, SBRMI\_INBNDMSG2, SBRMI\_INBNDMSG3, SBRMI\_INBNDMSG4, SBRMI\_INBNDMSG5, SBRMI\_INBNDMSG6, SBRMI\_INBNDMSG7 }

SBRMI inbound messages defined in the APML library.

enum PROC DETAILS {

 $\label{lem:not_supported} NOT\_SUPPORTED, LEGACY\_PLATFORMS, FAM\_19\_MOD\_10, FAM\_19\_MOD\_90, FAM\_1A\_MOD\_00, FAM\_1A\_MOD\_10, FAM\_19\_MOD\_A0 \, \}$ 

processor family and model details LEGACY\_PLATFORMS: Family:0x17, Model:  $30h\sim3Fh$  (Rome), Family:0x19, MOdel:  $00h\sim0Fh$  (Milan) FAM\_19\_MOD\_10: Family:0x19, MOdel:  $10h\sim1Fh$  (Genoa) FAM\_19\_MOD\_90: Family:0x19, MOdel:  $90h\sim9Fh$  (MI300A) FAM\_1A\_MOD\_00: Family:0x1A, MOdel:  $00h\sim0Fh$  (Turin) FAM\_1A\_MOD\_10: Family:0x1A, MOdel:  $10h\sim1Fh$  (Turin-D) FAM\_19\_MOD\_A0: Family:0x19, Model:  $40\sim4Fh$  (Genoa Dense)

86 File Documentation

#### **Functions**

- oob\_status\_t esmi\_oob\_read\_byte (uint8\_t soc\_num, uint16\_t reg\_offset, char \*file\_name, uint8\_t \*buffer)

  Reads data for the given register.
- oob\_status\_t esmi\_oob\_write\_byte (uint8\_t soc\_num, uint16\_t reg\_offset, char \*file\_name, uint8\_t value)

  Writes data to the specified register.
- oob\_status\_t esmi\_oob\_rmi\_read\_byte (uint8\_t soc\_num, uint16\_t reg\_offset, uint8\_t \*buffer)
- Reads data for the given RMI register.

   oob\_status\_t esmi\_oob\_tsi\_read\_byte (uint8\_t soc\_num, uint8\_t reg\_offset, uint8\_t \*buffer)
- Reads data for the given TSI register.
- oob\_status\_t esmi\_oob\_rmi\_write\_byte (uint8\_t soc\_num, uint16\_t reg\_offset, uint8\_t value)

  Writes data to the specified RMI register.
- oob\_status\_t esmi\_oob\_tsi\_write\_byte (uint8\_t soc\_num, uint8\_t reg\_offset, uint8\_t value)
   Writes data to the specified TSI register.
- oob\_status\_t esmi\_oob\_read\_mailbox (uint8\_t soc\_num, uint32\_t cmd, uint32\_t input, uint32\_t \*buffer)

  Reads mailbox command data.
- oob\_status\_t esmi\_oob\_write\_mailbox (uint8\_t soc\_num, uint32\_t cmd, uint32\_t data)

  Writes data to the given mailbox command.
- oob\_status\_t sbrmi\_xfer\_msg (uint8\_t soc\_num, struct apml\_message \*msg)

Writes data to RMI device file.

oob\_status\_t sbtsi\_xfer\_msg (uint8\_t soc\_num, struct apml\_message \*msg)

Writes data to TSI device file.

oob\_status\_t validate\_sbtsi\_module (uint8\_t soc\_num, bool \*is\_sbtsi)

Validates sbtsi module is present for the given socket.

oob\_status\_t validate\_sbrmi\_module (uint8\_t soc\_num, bool \*is\_sbrmi)

Validates sbrmi module is present for the given socket.

oob\_status\_t validate\_apml\_dependency (uint8\_t soc\_num, bool \*is\_sbrmi, bool \*is\_sbtsi)

Validates sbrmi and sbtsi modules are present for the given socket.

#### **Variables**

- const uint16\_t sbrmi\_addr [MAX\_DEV\_COUNT]
  - SBRMI addresses //.
- const uint16\_t sbtsi\_addr [MAX\_DEV\_COUNT]

SBTSI addresses //.

### 7.1.1 Detailed Description

Main header file for the APML library. All required function, structure, enum, etc. definitions should be defined in this file.

This header file contains the following: APIs prototype of the APIs exported by the APML library. Description of the API, arguments and return values. The Error codes returned by the API.

### 7.1.2 Enumeration Type Documentation

#### 7.1.2.1 sbrmi\_inbnd\_msg

```
enum sbrmi_inbnd_msg
```

SBRMI inbound messages defined in the APML library.

Usage convention is: • SBRMI::InBndMsg\_inst0 is command • SBRMI::InBndMsg\_inst[4:1] are 32 bit data • SBR ← MI::InBndMsg\_inst[6:5] are reserved. • SBRMI::InBndMsg\_inst7: [7] Must be 1'b1 to send message to firmware

### 7.1.3 Function Documentation

#### 7.1.3.1 esmi\_oob\_read\_byte()

Reads data for the given register.

This function will read the data for the given register. NOTE: In future, this API will be deprecated, as individual APIs for read SBRMI and read SBTSI support is available.

#### **Parameters**

in	soc_num	Socket index.
in	reg_offset	Register offset for RMI/TSI I/F.
in	file_name	Character device file name for RMI/TSI I/F.
out	buffer	output value for the register.

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.1.3.2 esmi\_oob\_write\_byte()

Writes data to the specified register.

88 File Documentation

This function will write the data to the specified register. NOTE: In future, this API will be deprecated, as individual APIs for write SBRMI and write SBTSI support is available.

#### **Parameters**

in	soc_num	Socket index.
in	file_name	Character device file name for RMI/TSI I/F.
in	reg_offset	Register offset for RMI/TSI I/F.
in	value	data to write to the register.

#### **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.1.3.3 esmi\_oob\_rmi\_read\_byte()

Reads data for the given RMI register.

This function will read the data for the given RMI register.

#### **Parameters**

in	soc_num	Socket index.
in	reg_offset	RMI register offset.
out	buffer	output value for the register.

### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

#### 7.1.3.4 esmi\_oob\_tsi\_read\_byte()

Reads data for the given TSI register.

This function will read the data for the given TSI register.

90 File Documentation

#### **Parameters**

in	soc_num	Socket index.
in	reg_offset	TSI register offset.
out	buffer	output value for the register.

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.1.3.5 esmi\_oob\_rmi\_write\_byte()

Writes data to the specified RMI register.

This function will write the data to the specified RMI register.

#### **Parameters**

in	soc_num	Socket index.
in	reg_offset	RMI register offset.
in	value	data to write to the TSI register.

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.1.3.6 esmi\_oob\_tsi\_write\_byte()

Writes data to the specified TSI register.

This function will write the data to the specified TSI register.

#### **Parameters**

in	soc_num	Socket index.
in	reg_offset	TSI register offset.
in	value	data to write to the TSI register.

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.1.3.7 esmi\_oob\_read\_mailbox()

```
oob_status_t esmi_oob_read_mailbox (
    uint8_t soc_num,
    uint32_t cmd,
    uint32_t input,
    uint32_t * buffer )
```

Reads mailbox command data.

This function will read mailbox command data.

#### **Parameters**

in	soc_num	Socket index.
in	cmd	mailbox command.
in	input	data.
out	buffer	output data for the given mailbox command.

### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.1.3.8 esmi\_oob\_write\_mailbox()

Writes data to the given mailbox command.

This function will writes data to mailbox command.

92 File Documentation

#### **Parameters**

in	soc_num	Socket index.
in	cmd	mailbox command.
in	data	input data.

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.1.3.9 sbrmi\_xfer\_msg()

Writes data to RMI device file.

This function will write data to RMI device file, through ioctl.

#### **Parameters**

in	soc_num	Socket index.
in	msg	struct apml_message which contains information about the protocol, input/output data etc.

#### **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.1.3.10 sbtsi\_xfer\_msg()

Writes data to TSI device file.

This function will write data to TSI device file, through ioctl.

### **Parameters**

in	soc_num	Socket index.
in	msg	struct apml_message which contains information about the protocol, input/output data etc.

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.1.3.11 validate\_sbtsi\_module()

Validates sbtsi module is present for the given socket.

This function will validate sbtsi module is present for the specified socket.

#### **Parameters**

in	soc_num	Socket index.
out	is_sbtsi	returns true if the sbtsi is present else false

#### **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.1.3.12 validate\_sbrmi\_module()

Validates sbrmi module is present for the given socket.

This function will validate sbrmi module is present for the specified socket.

#### **Parameters**

in	soc_num	Socket index.
out	is_sbrmi	returns true if the sbrmi is present else false

#### **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

94 File Documentation

#### 7.1.3.13 validate\_apml\_dependency()

Validates sbrmi and sbtsi modules are present for the given socket.

This function will validate sbrmi and sbtsi modules are present for the specified socket.

#### **Parameters**

in	soc_num	Socket index.
out	is_sbrmi	returns true if the sbrmi is present else false
out	is_sbtsi	returns true if the sbtsi is present else false

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.2 apml\_err.h File Reference

### **Macros**

- #define OOB\_CPUID\_MSR\_ERR\_BASE 0x800
   CPUID MSR FW error code.
- #define OOB\_MAILBOX\_ERR\_BASE 0x900
   MAILBOX FW error code.

#### **Enumerations**

```
    enum oob_status_t {
        OOB_SUCCESS = 0, OOB_NOT_FOUND, OOB_PERMISSION, OOB_NOT_SUPPORTED,
        OOB_FILE_ERROR, OOB_INTERRUPTED, OOB_UNEXPECTED_SIZE, OOB_UNKNOWN_ERROR,
        OOB_ARG_PTR_NULL, OOB_NO_MEMORY, OOB_NOT_INITIALIZED, OOB_TRY_AGAIN,
        OOB_INVALID_INPUT, OOB_CMD_TIMEOUT, OOB_INVALID_MSGSIZE, OOB_CPUID_MSR_ERR_S
        TART,
        OOB_CPUID_MSR_CMD_TIMEOUT, OOB_CPUID_MSR_CMD_WARM_RESET, OOB_CPUID_MSR_CMD_UNKNOWN_FN
        OOB_CPUID_MSR_CMD_INVAL_RD_LEN,
        OOB_CPUID_MSR_CMD_EXCESS_DATA_LEN, OOB_CPUID_MSR_CMD_INVAL_THREAD, OOB_CPUID_MSR_CMD_UN
        OOB_CPUID_MSR_CMD_ABORTED,
        OOB_CPUID_MSR_ERR_END, OOB_MAILBOX_ERR_START, OOB_MAILBOX_CMD_ABORTED,
        OOB_MAILBOX_CMD_UNKNOWN,
        OOB_MAILBOX_CMD_UNKNOWN,
        OOB_MAILBOX_CMD_INVAL_CORE, OOB_MAILBOX_ADD_ERR_DATA, OOB_MAILBOX_INVALID_INPUT_ARGS,
```

Error codes retured by APML\_ERR functions.

OOB\_MAILBOX\_NOT\_READY, OOB\_MAILBOX\_ERR\_END }

OOB\_MAILBOX\_INVALID\_OOBRAS\_CONFIG,

### **Functions**

oob\_status\_t errno\_to\_oob\_status (int err)

convert linux error to esmi error.

char \* esmi\_get\_err\_msg (oob\_status\_t oob\_err)

Get the error string message for esmi oob errors.

# 7.2.1 Detailed Description

Header file for the APML library error/return codes.

This header file has error/return codes for the API.

# 7.2.2 Enumeration Type Documentation

### 7.2.2.1 oob\_status\_t

enum oob\_status\_t

Error codes retured by APML\_ERR functions.

#### Enumerator

OOB_SUCCESS	Operation was successful.
OOB_NOT_FOUND	An item was searched for but not found.
OOB_PERMISSION	many functions require root access to run. Permission denied/EACCESS file error.
OOB_NOT_SUPPORTED	The requested information or action is not available for the given input, on the given system
OOB_FILE_ERROR	Problem accessing a file. This may because the operation is not supported by the Linux kernel version running on the executing machine
OOB_INTERRUPTED	execution of function An interrupt occurred during
OOB_UNEXPECTED_SIZE	was read An unexpected amount of data
OOB_UNKNOWN_ERROR	An unknown error occurred.
OOB_ARG_PTR_NULL	Parsed argument ptr null.
OOB_NO_MEMORY	Not enough memory to allocate.
OOB_NOT_INITIALIZED	APML object not initialized.
OOB_TRY_AGAIN	No match Try again.
OOB_INVALID_INPUT	Input value is invalid.
OOB_CMD_TIMEOUT	Command timed out.
OOB_INVALID_MSGSIZE	Mesg size too long.
OOB_CPUID_MSR_CMD_TIMEOUT	RMI cmd timeout.
OOB_CPUID_MSR_CMD_WARM_RESET	Warm reset during RMI cmd.
OOB_CPUID_MSR_CMD_UNKNOWN_FMT	Cmd fmt field not recongnised.
OOB_CPUID_MSR_CMD_INVAL_RD_LEN	RMI cmd invalid read len.
OOB_CPUID_MSR_CMD_EXCESS_DATA_LEN	excess data

96 File Documentation

#### Enumerator

OOB_CPUID_MSR_CMD_INVAL_THREAD	Invalid thread selected.
OOB_CPUID_MSR_CMD_UNSUPP	Cmd not supported.
OOB_CPUID_MSR_CMD_ABORTED	Cmd aborted.
OOB_MAILBOX_CMD_ABORTED	Mailbox cmd aborted.
OOB_MAILBOX_CMD_UNKNOWN	Unknown mailbox cmd.
OOB_MAILBOX_CMD_INVAL_CORE	Invalid core.
OOB_MAILBOX_ADD_ERR_DATA	Additional error data with error.
OOB_MAILBOX_INVALID_INPUT_ARGS	Invalid Input Arguments.
OOB_MAILBOX_INVALID_OOBRAS_CONFIG	Invalid OOB RAS config.
OOB_MAILBOX_NOT_READY	Data not ready.

# 7.3 apml\_recovery.h File Reference

#### **Enumerations**

```
    enum apml_client { DEV_SBRMI = 0x0, DEV_SBTSI }
    APML Client Devices.
```

#### **Functions**

```
• oob_status_t apml_recover_dev (uint8_t soc_num, uint8_t client)

Recover the APML client device for the given socket.
```

# 7.3.1 Detailed Description

Header file for the APML recovery flow

#### 7.3.2 Function Documentation

#### 7.3.2.1 apml\_recover\_dev()

Recover the APML client device for the given socket.

This function will recover the APML client device and returns successful on recovery or error if recovery is unsuccessful

NOTE: This fix is a software workaround for the erratum, Erratum:1444, "Advanced Platform Management Link (APML) May Cease to Function After Incomplete Read Transaction" Further details can be found in mentioned tech doc <a href="https://www.amd.com/system/files/TechDocs/57095-PUB\_1.00.pdf">https://www.amd.com/system/files/TechDocs/57095-PUB\_1.00.pdf</a>

#### **Parameters**

in	soc_num	Socket index.	
in	client	DEV_SBRMI[0]/DEV_SBTSI[1] enum: apml_client	

#### Return values

OOB_SUCCESS	is returned upon successful recovery
Non-zero	is returned upon failure.

## 7.4 esmi\_cpuid\_msr.h File Reference

```
#include "apml_err.h"
```

#### **Data Structures**

· struct processor\_info

Read Proccessor Info.

### **Enumerations**

• enum cpuid\_reg { EAX = 0, EBX, ECX, EDX }

#### **Functions**

• oob\_status\_t esmi\_get\_vendor\_id (uint8\_t soc\_num, char \*vendor\_id)

Get the number of logical cores per socket.

• oob\_status\_t esmi\_get\_processor\_info (uint8\_t soc\_num, struct processor\_info \*proc\_info)

Get the number of logical cores per socket.

 $\bullet \hspace{0.1cm} oob\_status\_t \hspace{0.1cm} esmi\_get\_logical\_cores\_per\_socket \hspace{0.1cm} (uint8\_t \hspace{0.1cm} soc\_num, \hspace{0.1cm} uint32\_t \hspace{0.1cm} *logical\_cores\_per\_socket)$ 

Get the number of logical cores per socket.

oob\_status\_t esmi\_get\_threads\_per\_core (uint8\_t soc\_num, uint32\_t \*threads\_per\_core)

Get number of threads per core.

- oob\_status\_t esmi\_oob\_read\_msr (uint8\_t soc\_num, uint32\_t thread, uint32\_t msraddr, uint64\_t \*buffer)

  Read the MCA MSR register for a given thread.
- oob\_status\_t esmi\_oob\_cpuid (uint8\_t soc\_num, uint32\_t thread, uint32\_t \*eax, uint32\_t \*ebx, uint32\_t \*ecx, uint32\_t \*edx)

Read CPUID functionality for a particular thread in a system.

• oob\_status\_t esmi\_oob\_cpuid\_eax (uint8\_t soc\_num, uint32\_t thread, uint32\_t fn\_eax, uint32\_t fn\_ecx, uint32\_t \*eax)

Read eax register on CPUID functionality.

• oob\_status\_t esmi\_oob\_cpuid\_ebx (uint8\_t soc\_num, uint32\_t thread, uint32\_t fn\_eax, uint32\_t fn\_ecx, uint32\_t \*ebx)

Read ebx register on CPUID functionality.

oob\_status\_t esmi\_oob\_cpuid\_ecx (uint8\_t soc\_num, uint32\_t thread, uint32\_t fn\_eax, uint32\_t fn\_ecx, uint32\_t \*ecx)

Read ecx register on CPUID functionality.

oob\_status\_t esmi\_oob\_cpuid\_edx (uint8\_t soc\_num, uint32\_t thread, uint32\_t fn\_eax, uint32\_t fn\_ecx, uint32\_t \*edx)

Read edx register on CPUID functionality.

• oob\_status\_t read\_max\_threads\_per\_I3 (uint8\_t soc\_num, uint32\_t \*threads\_I3)

Read max threads per L3 cache.

### **Variables**

• struct processor\_info plat\_info [1]

Platform Info instance.

### 7.4.1 Detailed Description

Header file for the APML library cpuid and msr read functions. All required function, structure, enum and protocol specific data etc. definitions should be defined in this header.

This header file contains the following: APIs prototype of the APIs exported by the APML library. Description of the API, arguments and return values. The Error codes returned by the API.

### 7.4.2 Enumeration Type Documentation

### 7.4.2.1 cpuid\_reg

```
enum cpuid_reg
```

CPUID register indexes 0 for EAX, 1 for EBX, 2 ECX and 3 for EDX

## 7.5 esmi mailbox.h File Reference

```
#include "apml_common.h"
#include "apml_err.h"
#include <stdbool.h>
```

#### **Data Structures**

· struct dimm power

DIMM power(mW), update rate(ms) and dimm address.

struct dimm thermal

DIMM thermal sensor (degree C), update rate and dimm address.

· struct temp refresh rate

DIMM temperature range and refresh rate, temperature update flag.

· struct pci address

PCI address information .PCI address includes 4 bit segment, 12 bit aligned offset, 8 bit bus, 5 bit device info and 3 bit function.

struct dpm\_level

Max and min LCK DPM level on a given NBIO ID. Valid Max and min DPM level values are 0 - 1.

struct lclk\_dpm\_level\_range

Max and Min Link frequency clock (LCLK) DPM level on a socket. 8 bit NBIO ID, dpm\_level struct containing 8 bit max DPM level. 8 bit min DPM level.

struct nbio\_err\_log

NBIO quadrant(8 bit data) and NBIO register offset(24 bit) data.

· struct max ddr bw

Structure for Max DDR bandwidth and utilization. It contains max bandwidth(12 bit data) in GBps, current utilization bandwidth(12 bit data) in GBps, current utilized bandwidth(8 bit data) in percentage.

struct mca\_bank

MCA bank information. It contains 16 bit Index for MCA Bank and 16 bit offset.

struct link id bw type

APML LINK ID and Bandwidth type Information.It contains APML LINK ID Encoding. Non-MI300 Platforms Valid Link ID encodings are 1(P0), 2(P1), 4(P2), 8(P3), 16(G0), 32(G1), 64(G2), 128(G3). Valid APML MI300 APML LINK ID Encoding. Valid Link ID encodings are 3(P2), 4(P3), 8(G0), 9(G1), 10(G2), 11(G3), 12(G4), 13(G5), 14(G6), 15(G7). IO Bandwidth types 1(Aggregate BW), 2 (Read BW), 4 (Write BW).

struct pstate\_freq

DF P-state frequency. It includes mem clock (16 bit data) frequency (DRAM memory clock), data fabric clock (12 bit data), UMC clock divider (UMC) (1 bit data).

struct ras\_df\_err\_chk

RAS df err validity check output status. Structure contains the following members. df\_block\_instances number of block instance with error log to report (0 - 256) err\_log\_len length of error log in bytes per instance (0 - 256).

union ras\_df\_err\_dump

RAS df error dump input. Union contains the following members. input[0] 4 byte alligned offset in error log (0 - 255) input[1] DF block ID (0 - 255) input[2] Zero based index of DF block instance (0 - 255) input[3] Reserved data\_in 32-bit data input.

• struct ras\_override\_delay

BMC RAS override delay reset CPU on sync flood. The structure contains delay value override in mins [5 -120 mins], disable delay counter and stop delay counter. If disable delay counter is set ResetCpuOnSyncFlood response will NOT be delayed in the next SyncFlood regardless of the value specified in delay\_val\_override. If StopDelayCounter is set it stops the active delay countdown which extends the DelayResetCpuOnSyncFlood indefinitely and system will not reset.

struct ras\_rt\_err\_req\_type

Get the Error type and request type. Supported Runtime error type[1:0]:

· struct ras rt valid err inst

Number of valid error instance per category. It consists of number of bytes per each category and number of instances of each category.

· struct run time err d in

Get run time error information data\_in. Runtime error data\_in includes 4 byte aligned offset in instance, runtime error category and zero based index of valid instance number of bytes per each category and number of instances of each category.

• struct run\_time\_threshold

Configure threshold counters for MCA, DRAM CECC and PCIE. structure consists of error type, error count threshold and max interrupt rate.

· struct oob config d in

Configure oob state infrastructure in SoC. structure consists of mca\_oob\_misc0\_ec\_enable, dram\_cecc\_oob\_ec\_← mode, dram\_cecc\_leak\_rate, pcie\_err\_reporting\_en and mca\_err\_reporting\_en.

· struct dimm spd d in

dimm\_spd\_d\_in: strucutre contains following memebers to be passed as input, to get 4 byte DIMM spd register data

#### **Macros**

#define DRAM CECC OOB EC MODE 1

DRAM CECC OOB EC Mode //.

#define ERR COUNT TH 2

Error count threshold position //.

#define DRAM\_CECC\_LEAK\_RATE 3

DRAM CECC Leak rate //.

#define PCIE ERR REPORT EN 8

PCIE oob counter enable //.

#define MCA\_TH\_INTR 11

MCA threshold interrupt //.

#define CECC\_TH\_INTR 12

CECC threshold interrupt //.

• #define PCIE\_TH\_INTR 13

PCIE threshold interrupt //.

#define MCA\_MAX\_INTR\_RATE 15

MCA max interrupt rate //.

• #define MAX INTR RATE POS 18

Max interrupt rate position //.

• #define DRAM\_CECC\_MAX\_INTR\_RATE 19

DRAM CECC Max interrupt rate //.

• #define PCIE\_MAX\_INTR\_RATE 23

PCIE Max interrupt rate //.

#define MCA\_ERR\_REPORT\_EN 31

MCA error report enable //.

#define LEGACY\_ENCODING\_SIZE 8

Legacy encoding size //.

### **Enumerations**

• enum esb\_mailbox\_commmands {

READ\_PACKAGE\_POWER\_CONSUMPTION = 0x1, WRITE\_PACKAGE\_POWER\_LIMIT, READ\_PAC← KAGE\_POWER\_LIMIT, READ\_MAX\_PACKAGE\_POWER\_LIMIT,

 ${\tt READ\_TDP,\,READ\_MAX\_cTDP,\,READ\_MIN\_cTDP,\,READ\_BIOS\_BOOST\_Fmax},$ 

READ\_APML\_BOOST\_LIMIT, WRITE\_APML\_BOOST\_LIMIT, WRITE\_APML\_BOOST\_LIMIT\_ALLCO RES. READ\_DRAM\_THROTTLE.

WRITE\_DRAM\_THROTTLE, READ\_PROCHOT\_STATUS, READ\_PROCHOT\_RESIDENCY, READ\_N↔ BIO\_ERROR\_LOGGING\_REGISTER = 0x11,

READ\_IOD\_BIST = 0x13, READ\_CCD\_BIST\_RESULT, READ\_CCX\_BIST\_RESULT, READ\_PACKAG $\leftarrow$  E CCLK FREQ LIMIT.

**READ\_PACKAGE\_CO\_RESIDENCY**, **READ\_DDR\_BANDWIDTH** = 0x18, **READ\_SMU\_FW\_VER** = 0x1C, **READ\_PPIN\_FUSE** = 0x1F,

 $\label{eq:get_post_code} \textbf{GET\_POST\_CODE} = 0x20, \textbf{GET\_RTC}, \textbf{WRITE\_BMC\_REPORT\_DIMM\_POWER} = 0X40, \textbf{WRITE\_BMC\_} \leftarrow \textbf{REPORT\_DIMM\_THERMAL\_SENSOR},$ 

 $\label{eq:real_bmc_ras_pcie_config_access}, read\_bmc\_ras\_mca\_validity\_check, read\_bm \leftarrow \\ c\_ras\_mca\_msr\_dump, read\_bmc\_ras\_fch\_reset\_reason,$ 

READ\_DIMM\_TEMP\_RANGE\_AND\_REFRESH\_RATE, READ\_DIMM\_POWER\_CONSUMPTION, REA←D DIMM\_THERMAL\_SENSOR, READ\_PWR\_CURRENT\_ACTIVE\_FREQ\_LIMIT\_SOCKET,

READ\_PWR\_CURRENT\_ACTIVE\_FREQ\_LIMIT\_CORE, READ\_PWR\_SVI\_TELEMETRY\_ALL\_RAILS, READ\_SOCKET\_FREQ\_RANGE, READ\_CURRENT\_IO\_BANDWIDTH,

READ\_CURRENT\_XGMI\_BANDWIDTH, WRITE\_GMI3\_LINK\_WIDTH\_RANGE, WRITE\_XGMI\_LINK\_
WIDTH RANGE, WRITE APB DISABLE,

WRITE\_APB\_ENABLE, READ\_CURRENT\_DFPSTATE\_FREQUENCY, WRITE\_LCLK\_DPM\_LEVEL\_← RANGE, READ\_BMC\_RAPL\_UNITS,

READ\_BMC\_RAPL\_CORE\_LO\_COUNTER, READ\_BMC\_RAPL\_CORE\_HI\_COUNTER, READ\_BMC\_← RAPL\_PKG\_COUNTER, READ\_BMC\_CPU\_BASE\_FREQUENCY,

 $\label{eq:read_bmc_control_pcie_gen5_rate} Read\_ras\_Last\_trans\_addr\_chk, \ Read\_ras\_{\leftarrow} \\ Last\_trans\_addr\_dump, \ write\_pwr\_efficiency\_mode, \\$ 

WRITE\_DF\_PSTATE\_RANGE, READ\_LCLK\_DPM\_LEVEL\_RANGE, READ\_UCODE\_REVISION, GET ← BMC\_RAS\_RUNTIME\_ERR\_VALIDITY\_CHECK,

GET\_BMC\_RAS\_RUNTIME\_ERR\_INFO, SET\_BMC\_RAS\_ERR\_THRESHOLD, SET\_BM\_RAS\_OOB\_← CONFIG, GET BMC RAS OOB CONFIG,

SET\_BMC\_PCIE\_CONFIG = 0x68, BMC\_RAS\_DELAY\_RESET\_ON\_SYNCFLOOD\_OVERRIDE = 0x6A, READ BMC RAS RESET ON SYNC FLOOD, GET DIMM SPD = 0x70.

SET\_XGMI\_PSTATE\_RANGE = 0x73, CPU\_RAIL\_ISO\_FREQ\_POLICY, DFC\_ENABLE = 0x76, GET\_← DRAM\_THROTTLE\_CHANNELS = 0x78 }

Mailbox message types defined in the APML library.

enum apml\_io\_bw\_encoding { AGG\_BW = BIT(0), RD\_BW = BIT(1), WR\_BW = BIT(2) }

APML IO Bandwidth Encoding defined in the APML library.

· enum apml\_link\_id\_encoding {

**P0** = BIT(0), **P1** = BIT(1), **P2** = BIT(2), **P3** = BIT(3), **G0** = BIT(4), **G1** = BIT(5), **G2** = BIT(6), **G3** = BIT(7) }

APML IO LINK ID Encoding defined in the APML library.

### **Functions**

oob\_status\_t read\_socket\_power (uint8\_t soc\_num, uint32\_t \*buffer)

Get the power consumption of the socket.

oob\_status\_t read\_socket\_power\_limit (uint8\_t soc\_num, uint32\_t \*buffer)

Get the current power cap/limit value for a given socket.

• oob\_status\_t read\_max\_socket\_power\_limit (uint8\_t soc\_num, uint32\_t \*buffer)

Get the maximum value that can be assigned as a power cap/limit for a given socket.

oob\_status\_t write\_socket\_power\_limit (uint8\_t soc\_num, uint32\_t limit)

Set the power cap/limit value for a given socket.

oob\_status\_t read\_esb\_boost\_limit (uint8\_t soc\_num, uint32\_t value, uint32\_t \*buffer)

Get the Out-of-band boostlimit value for a given core.

oob\_status\_t read\_bios\_boost\_fmax (uint8\_t soc\_num, uint32\_t value, uint32\_t \*buffer)

Get the In-band maximum boostlimit value for a given core.

• oob\_status\_t write\_esb\_boost\_limit (uint8\_t soc\_num, uint32\_t cpu\_ind, uint32\_t limit)

Set the Out-of-band boostlimit value for a given core.

· oob status t write esb boost limit allcores (uint8 t soc num, uint32 t limit)

Set the boostlimit value for the whole socket (whole system).

oob\_status\_t read\_tdp (uint8\_t soc\_num, uint32\_t \*buffer)

Get the Thermal Design Power limit TDP of the socket with provided socket index.

oob\_status\_t read\_max\_tdp (uint8\_t soc\_num, uint32\_t \*buffer)

Get the Maximum Thermal Design Power limit TDP of the socket with provided socket index.

oob\_status\_t read\_min\_tdp (uint8\_t soc\_num, uint32\_t \*buffer)

Get the Minimum Thermal Design Power limit TDP of the socket.

oob\_status\_t read\_prochot\_status (uint8\_t soc\_num, uint32\_t \*buffer)

Get the Prochot Status of the socket with provided socket index.

oob\_status\_t read\_prochot\_residency (uint8\_t soc\_num, float \*buffer)

Get the Prochot Residency (since the boot time or last read of Prochot Residency) of the socket.

oob\_status\_t read\_dram\_throttle (uint8\_t soc\_num, uint32\_t \*buffer)

Read Dram Throttle will always read the highest percentage value.

· oob status t write dram throttle (uint8 t soc num, uint32 t limit)

Set Dram Throttle value in terms of percentage.

oob\_status\_t read\_vddio\_mem\_power (uint8\_t soc\_num, uint32\_t \*buffer)

Read VDDIOMem Power returns the estimated VDDIOMem power consumed within the socket.

oob\_status\_t read\_nbio\_error\_logging\_register (uint8\_t soc\_num, struct nbio\_err\_log nbio, uint32\_t \*buffer)

Read NBIO Error Logging Register.

• oob\_status\_t read\_iod\_bist (uint8\_t soc\_num, uint32\_t \*buffer)

Read IOD Bist status.

oob status t read ccd bist result (uint8 t soc num, uint32 t input, uint32 t \*buffer)

Read CCD Bist status. Results are read for each CCD present in the system.

oob status t read ccx bist result (uint8 t soc num, uint32 t value, uint32 t \*ccx bist)

Read CPU Core Complex Bist result. results are read for each Logical CCX instance number and returns a value which is the concatenation of L3 pass status and all cores in the complex(n:0).

oob\_status\_t read\_cclk\_freq\_limit (uint8\_t soc\_num, uint32\_t \*cclk\_freq)

Read CCLK frequency limit for the given socket.

oob\_status\_t read\_socket\_c0\_residency (uint8\_t soc\_num, uint32\_t \*c0\_res)

Read socket C0 residency.

oob\_status\_t read\_ddr\_bandwidth (uint8\_t soc\_num, struct max\_ddr\_bw \*max\_ddr)

Get the Theoretical maximum DDR Bandwidth of the system in GB/s, Current utilized DDR Bandwidth (Read + Write) in GB/s and Current utilized DDR Bandwidth as a percentage of theoretical maximum. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t write\_bmc\_report\_dimm\_power (uint8\_t soc\_num, struct dimm\_power dp\_info)

Set DIMM Power consumption in mwatts.

Set DIMM thermal Sensor in degree Celcius.

• oob\_status\_t write\_bmc\_report\_dimm\_thermal\_sensor (uint8\_t soc\_num, struct dimm\_thermal dt\_info)

oob\_status\_t read\_bmc\_ras\_pcie\_config\_access (uint8\_t soc\_num, struct pci\_address pci\_addr, uint32\_
 t \*out\_buf)

Read BMC RAS PCIE config access.

oob\_status\_t read\_bmc\_ras\_mca\_validity\_check (uint8\_t soc\_num, uint16\_t \*bytes\_per\_mca, uint16\_←
t \*mca\_banks)

Read number of MCA banks with valid status after a fatal error.

oob\_status\_t read\_bmc\_ras\_mca\_msr\_dump (uint8\_t soc\_num, struct mca\_bank mca\_dump, uint32\_
 t \*out buf)

Read data from mca bank reported by bmc ras mca validity check.

• oob\_status\_t read\_bmc\_ras\_fch\_reset\_reason (uint8\_t soc\_num, uint32\_t input, uint32\_t \*out\_buf)

Read FCH reason code from the previous reset.

 oob\_status\_t read\_dimm\_temp\_range\_and\_refresh\_rate (uint8\_t soc\_num, uint32\_t dimm\_addr, struct temp\_refresh\_rate \*rate)

Read DIMM temperature range and refresh rate.

 oob\_status\_t read\_dimm\_power\_consumption (uint8\_t soc\_num, uint32\_t dimm\_addr, struct dimm\_power \*dimm\_pow)

Read DIMM power consumption.

 oob\_status\_t read\_dimm\_thermal\_sensor (uint8\_t soc\_num, uint32\_t dimm\_addr, struct dimm\_thermal \*dimm temp)

Read DIMM thermal sensor.

oob\_status\_t read\_pwr\_current\_active\_freq\_limit\_socket (uint8\_t soc\_num, uint16\_t \*freq, char \*\*source
 \_type)

Read current active frequency limit per socket.

oob\_status\_t read\_pwr\_current\_active\_freq\_limit\_core (uint8\_t soc\_num, uint32\_t core\_id, uint16\_t \*base←
 \_freq)

Read current active frequency limit set per core.

oob\_status\_t read\_pwr\_svi\_telemetry\_all\_rails (uint8\_t soc\_num, uint32\_t \*power)

Read SVR based telemtry for all rails.

oob status t read socket freq range (uint8 t soc num, uint16 t \*fmax, uint16 t \*fmin)

Read socket frequency range.

• oob\_status\_t read\_current\_io\_bandwidth (uint8\_t soc\_num, struct link\_id\_bw\_type link, uint32\_t \*io\_bw)

Read current bandwidth on IO Link.

oob\_status\_t read\_current\_xgmi\_bandwidth (uint8\_t soc\_num, struct link\_id\_bw\_type link, uint32\_t \*xgmi 
 bw)

Read current bandwidth on xGMI Link.

- oob\_status\_t write\_gmi3\_link\_width\_range (uint8\_t soc\_num, uint8\_t min\_link\_width, uint8\_t max\_link\_width)

  Set the max and min width of GMI3 link.
- oob\_status\_t write\_xgmi\_link\_width\_range (uint8\_t soc\_num, uint8\_t min\_link\_width, uint8\_t max\_link\_width)

  Set the max and min width of xGMI link.
- oob\_status\_t write\_apb\_disable (uint8\_t soc\_num, uint8\_t df\_pstate, bool \*prochot\_asserted)
   Set the APBDisabled.
- oob status t write apb enable (uint8 t soc num, bool \*prochot asserted)

Enable the DF p-state performance boost algorithm.

- oob\_status\_t read\_current\_dfpstate\_frequency (uint8\_t soc\_num, struct pstate\_freq \*df\_pstate)

  Read current DF p-state frequency .
- oob\_status\_t write\_lclk\_dpm\_level\_range (uint8\_t soc\_num, struct lclk\_dpm\_level\_range lclk)

  Set the max and min LCK DPM Level on a given NBIO per socket.
- oob\_status\_t read\_bmc\_rapl\_units (uint8\_t soc\_num, uint8\_t \*tu\_value, uint8\_t \*esu\_value)

Read RAPL (Running Average Power Limit) Units.

oob\_status\_t read\_bmc\_cpu\_base\_frequency (uint8\_t soc\_num, uint16\_t \*base\_freq)

Read RAPL base frequency per CPU socket.

- oob\_status\_t read\_bmc\_control\_pcie\_gen5\_rate (uint8\_t soc\_num, uint8\_t rate, uint8\_t \*mode)

  Control PCle Rate on Gen5-Capable devices..
- oob\_status\_t read\_rapl\_core\_energy\_counters (uint8\_t soc\_num, uint32\_t core\_id, double \*energy\_
   counters)

Read RAPL core energy counters.

oob\_status\_t read\_rapl\_pckg\_energy\_counters (uint8\_t soc\_num, double \*energy\_counters)

Read RAPL package energy counters.

oob\_status\_t write\_pwr\_efficiency\_mode (uint8\_t soc\_num, uint8\_t mode)

Write power efficiency profile policy.

- oob\_status\_t write\_df\_pstate\_range (uint8\_t soc\_num, uint8\_t max\_pstate, uint8\_t min\_pstate)

  Write df pstate range.
- oob\_status\_t read\_lclk\_dpm\_level\_range (uint8\_t soc\_num, uint8\_t nbio\_id, struct dpm\_level \*dpm)

  Read LCLK Max and Min DPM level range.

• oob\_status\_t read\_ucode\_revision (uint8\_t soc\_num, uint32\_t \*ucode\_rev)

Read ucode revision.

oob\_status\_t read\_ras\_df\_err\_validity\_check (uint8\_t soc\_num, uint8\_t df\_block\_id, struct ras\_df\_err\_chk)
 \*err\_chk)

Read number of instances of DF blocks of type DF\_BLOCK\_ID with errors.

oob\_status\_t read\_ras\_df\_err\_dump (uint8\_t soc\_num, union ras\_df\_err\_dump ras\_err, uint32\_t \*data)

Read RAS DF error dump.

oob\_status\_t reset\_on\_sync\_flood (uint8\_t soc\_num, uint32\_t \*ack\_resp)

Read BMC RAS reset on sync flood.

 oob\_status\_t override\_delay\_reset\_on\_sync\_flood (uint8\_t soc\_num, struct ras\_override\_delay data\_in, bool \*ack\_resp)

Overrides delay reset cpu on sync flood value.

• oob\_status\_t get\_post\_code (uint8\_t soc\_num, uint32\_t offset, uint32\_t \*post\_code)

Read post code.

oob\_status\_t get\_bmc\_ras\_run\_time\_err\_validity\_ck (uint8\_t soc\_num, struct ras\_rt\_err\_req\_type err\_← category, struct ras rt valid err inst \*inst)

Reads number of valid error instances per category.

oob\_status\_t get\_bmc\_ras\_run\_time\_error\_info (uint8\_t soc\_num, struct run\_time\_err\_d\_in d\_in, uint32\_t \*err info)

Reads BMC RAS runtime error information.

oob\_status\_t set\_bmc\_ras\_err\_threshold (uint8\_t soc\_num, struct run\_time\_threshold th)

Sets BMC RAS error threshold.

oob\_status\_t set\_bmc\_ras\_oob\_config (uint8\_t soc\_num, struct oob\_config\_d\_in d\_in)

Configures OOB state infrastructure in SoC.

• oob\_status\_t get\_bmc\_ras\_oob\_config (uint8\_t soc\_num, uint32\_t \*oob\_config)

Reads the current status of OOB state infrastructure in SoC.

• oob\_status\_t read\_ppin\_fuse (uint8\_t soc\_num, uint64\_t \*data)

Get the 64 bit PPIN fuse.

oob\_status\_t read\_rtc (uint8\_t soc\_num, uint64\_t \*rtc)

Read RTC.

oob\_status\_t read\_dimm\_spd\_register (uint8\_t soc\_num, struct dimm\_spd\_d\_in spd\_d\_in, uint32\_t \*spd\_
 data)

Get SPD SB data.

• oob\_status\_t get\_dimm\_serial\_num (uint8\_t soc\_num, uint8\_t dimm\_addr, uint32\_t \*serial num)

Get DIMM serial number.

oob\_status\_t read\_smu\_fw\_ver (uint8\_t soc\_num, uint32\_t \*smu\_fw\_ver)

Get SMU FW version.

• oob\_status\_t write\_bmc\_pcie\_config (uint8\_t soc\_num, struct pci\_address pci\_addr, uint32\_t pcie\_data, uint32\_t \*r\_code)

Write to BMC PCIE config.

• oob\_status\_t set\_xgmi\_pstate\_range (uint8\_t soc\_num, uint8\_t min\_xgmi\_pstate, uint8\_t max\_xgmi\_pstate)

Set the max and min xGMI pstate.

• oob status t set cpu rail iso freq policy (uint8 t soc num, uint8 t policy)

Set the cpu rail iso frequency policy.

• oob\_status\_t get\_cpu\_rail\_iso\_freq\_policy (uint8\_t soc\_num, uint8\_t \*policy)

Get the cpu rail iso frequency policy.

oob\_status\_t set\_dfc\_enable (uint8\_t soc\_num, uint8\_t state)

Set the DF C-state enabling control.

• oob status t get dfc enable (uint8 t soc num, uint8 t \*state)

Get the DF C-state enabling control.

• oob\_status\_t get\_avg\_dram\_throttle (uint8\_t soc\_num, uint32\_t \*dram throttle)

Get the Avg DRAM throttle across all the channels.

oob\_status\_t get\_ch\_dram\_throttle (uint8\_t soc\_num, uint8\_t dimm\_addr, uint32\_t \*dram\_throttle)

Get the channel DRAM throttle.

#### **Variables**

float esu\_multiplier
 energy status multiplier value is 1/2\(^\)ESU where ESU is [12:8] bit of the mailbox command 0x55h.

### 7.5.1 Detailed Description

Header file for the Mailbox messages supported by APML library. All required function, structure, enum, etc. definitions should be defined in this file.

This header file contains the following: APIs prototype of the Mailbox messages exported by the APML library. Description of the API, arguments and return values. The Error codes returned by the API.

#### 7.5.2 Function Documentation

### 7.5.2.1 write\_bmc\_report\_dimm\_power()

Set DIMM Power consumption in mwatts.

This function will set DIMM Power consumption periodically by BMC at specified update rate (10 ms or less) when bmc owns the SPD side-band bus. Supported platforms: Fam-19h\_Mod-10h-1Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.
in	dp_info	dimm_power Struct with power(mw), updaterate(ms) & dimm address

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.2 write\_bmc\_report\_dimm\_thermal\_sensor()

Set DIMM thermal Sensor in degree Celcius.

This function will set DIMM thermal sensor (in degree celcius) periodically by BMC at specified update rate (10 ms or less) when bmc owns the SPD side-band bus. Supported platforms: Fam-19h\_Mod-10h-1Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.
in	dt_info	struct with temp(°C), updaterate(ms) & dimm address

#### **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.3 read\_bmc\_ras\_pcie\_config\_access()

Read BMC RAS PCIE config access.

This function will read the 32 bit BMC RAS extended PCI config space.

#### **Parameters**

in	soc_num	Socket index.
in	pci_addr	pci_address structure with fucntion(3 bit), device(4 bit) bus(8 bit), offset(12 bit), segment(4 bit). SEGMENT:0 BUS 0:DEVICE 18 and SEGMENT:0 BUS 0:DEVICE 19 are inaccessable. Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh and Fam-19h_Mod-90h-9Fh.
out	out_buf	32 bit data from offset in PCI config space.

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 7.5.2.4 read\_bmc\_ras\_mca\_validity\_check()

Read number of MCA banks with valid status after a fatal error.

This function returns the number of MCA banks with valid status after a fatal error. Supported platforms : Fam-19h\_Mod-10h-1Fh, Fam-1Ah\_Mod-00h-0Fh and Fam-19h\_Mod-90h-9Fh.

#### **Parameters**

in	soc_num	Socket index.
out	bytes_per_mca	returns bytes per mca.
out	mca_banks	number of mca banks.

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

#### 7.5.2.5 read\_bmc\_ras\_mca\_msr\_dump()

Read data from mca bank reported by bmc ras mca validity check.

This function returns the data from mca bank reported by bmc ras mca validity check. Supported platforms : Fam-19h Mod-10h-1Fh, Fam-1Ah Mod-00h-0Fh and Fam-19h Mod-90h-9Fh.

### **Parameters**

in	soc_num	Socket index.
in	mca_dump	mca_bank Struct containing offset, index of MCA bank.
out	out_buf	32 bit data from offset in mca bank.

#### **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.6 read\_bmc\_ras\_fch\_reset\_reason()

Read FCH reason code from the previous reset.

This function reads the FCH reason code from the previous reset. Supported platforms: Fam-19h\_Mod-10h-1Fh, Fam-1Ah\_Mod-00h-0Fh and Fam-19h\_Mod-90h-9Fh.

#### **Parameters**

in	soc_num	Socket index.
in	input	integer for id of FCH register.
out	out_buf	Data from FCH register.

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.7 read\_dimm\_temp\_range\_and\_refresh\_rate()

Read DIMM temperature range and refresh rate.

This function returns the per DIMM temperature range and refresh rate from the MR4 register, per JEDEC spec. Supported platforms: Fam-19h\_Mod-10h-1Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.
in	dimm_addr	Encoded address of the dimm.
out	rate	temp_refresh_rate structure with refresh rate(1 bit) and range(3 bit). refresh rate: 0 = 1X, 1 = 2X. Temperature range: 001b = 1X, 101b = 2X.

#### **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.8 read\_dimm\_power\_consumption()

```
uint32_t dimm_addr,
struct dimm_power * dimm_pow )
```

### Read DIMM power consumption.

This function returns the DIMM power consumption when bmc does not own the SPD side band bus. Supported platforms: Fam-19h\_Mod-10h-1Fh and Fam-1Ah\_Mod-00h-0Fh.

#### Parameters 4 6 1

in	soc_num	Socket index.	
in	dimm_addr	Encoded address of the dimm.	
out	dimm_pow	struct dimm_power contains updaterate(ms): Time since last update (0-511ms). 0 means last update was < 1ms, and 511 means update was >= 511ms power consumption(mw): power consumed (0 - 32767 mW)	

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.9 read\_dimm\_thermal\_sensor()

### Read DIMM thermal sensor.

This function returns the DIMM thermal sensor (2 sensors per DIMM) when bmc does not own the SPD side band bus. Supported platforms: Fam-19h\_Mod-10h-1Fh and Fam-1Ah\_Mod-00h-0Fh.

### **Parameters**

in	soc_num	Socket index.	
in	dimm_addr	Encoded address of the dimm.	
out	dimm_temp	struct dimm_thermal struct contains updaterate(ms): Time since last update	
		(0-511ms). 0 means last update was $<$ 1ms, and 511 means update was $>$ = 511ms	
		temperature (Degrees C): Temperature (-256 - 255.75 degree C)	

### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.10 read\_pwr\_current\_active\_freq\_limit\_socket()

Read current active frequency limit per socket.

This function returns the current active frequency limit per socket. Supported platforms: Fam-19h\_Mod-10h-1Fh, Fam-1Ah Mod-00h-0Fh and Fam-19h Mod-90h-9Fh.

#### **Parameters**

in	soc_num	Socket index.
out	freq	Frequency (MHz).
out	source_type	Source of limit.

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

#### 7.5.2.11 read\_pwr\_current\_active\_freq\_limit\_core()

Read current active frequency limit set per core.

This function returns the current active frequency limit per core. Supported platforms: Fam-19h\_Mod-10h-1Fh, Fam-1Ah\_Mod-00h-0Fh and Fam-19h\_Mod-90h-9Fh.

#### **Parameters**

in	soc_num	Socket index.
in	core_id	index.
out	base_freq	Frequency (MHz).

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.12 read\_pwr\_svi\_telemetry\_all\_rails()

Read SVR based telemtry for all rails.

This function returns the SVR based telemetry (power and update rate) for all rails. Supported platforms  $\leftarrow$ : Fam-19h\_Mod-10h-1Fh, Fam-1Ah\_Mod-00h-0Fh and Fam-19h\_Mod-90h-9Fh.

#### **Parameters**

in	soc_num	Socket index.
out	power	SVI-based Telemetry for all rails(mW)

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.13 read\_socket\_freq\_range()

Read socket frequency range.

This function returns the fmax and fmin frequency per socket. Supported platforms: Fam-19h\_Mod-10h-1Fh, Fam-1Ah\_Mod-00h-0Fh and Fam-19h\_Mod-90h-9Fh.

### **Parameters**

in	soc_num	Socket index.
out	fmax	maximum frequency (MHz).
out	fmin	minimum frequency (MHz).

### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.14 read\_current\_io\_bandwidth()

Read current bandwidth on IO Link.

This function returns the current IO bandwidth. Supported platforms: Fam-19h\_Mod-10h-1Fh, Fam-1Ah\_Mod-00h-0Fh and Fam-19h\_Mod-90h-9Fh.

#### **Parameters**

in	soc_num	Socket index.
in	link	link_id_bw_type struct containing bandwidth type and Link ID encoding bandwidth type: 001b Aggregate BW Other Reserved MI300A APML Link ID Encoding: 00000011b: P2 00000100b: P3 00001000b: G0 00001001b: G1 00001010b: G2 00001011b: G3 00001100b: G4 00001101b: G5 00001110b: G6 00001111b: G7 For other platforms the APML Link ID Encoding: 00000001b: P0 00000010b: P1 00000100b: P2 00001000b: P3 00010000b: G0 00100000b: G1 01000000b: G2 10000000b: G3
out	io_bw	io bandwidth (Mbps).

### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 7.5.2.15 read\_current\_xgmi\_bandwidth()

Read current bandwidth on xGMI Link.

This function returns the current xGMI bandwidth. Supported platforms: Fam-19h\_Mod-10h-1Fh, Fam-1Ah\_Mod-00h-0Fh and Fam-19h\_Mod-90h-9Fh.

in	soc_num	Socket index.
in	link	link_id_bw_type struct containing link id and bandwidth type info. Valid BW type are 001b Aggregate BW 010b Read BW 100b Write BW Other Reserved MI300A APML Link ID Encoding: 00000011b: P2 00000100b: P3 00001000b: G0 00001001b: G1 00001010b: G2 00001011b: G3 00001100b: G4 00001101b: G5 00001110b: G6 00001111b: G7 For other platforms the APML Link ID Encoding: 00000001b: P0 00000010b: P1 00000100b: P2 00001000b: P3 00010000b: G0 00100000b: G1 01000000b: G2 10000000b: G3
out	xgmi_bw	io bandwidth (Mbps).

#### **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.16 write\_gmi3\_link\_width\_range()

Set the max and min width of GMI3 link.

This function will set the max and min width of GMI3 Link. Supported platforms: Fam-19h\_Mod-10h-1Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.
in	min_link_width	minimum link width. 0 = Quarter width 1 = Half width 2 = full width
in	max_link_width	maximum link width. 0 = Quarter width 1 = Half width 2 = full width NOTE: max value
		must be greater than or equal to min value.

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

#### 7.5.2.17 write\_xgmi\_link\_width\_range()

Set the max and min width of xGMI link.

This function will set the max and min width of xGMI Link. If this API is called from both the master and the slave sockets, then the largest width values from either calls are used. Supported platforms: Fam-19h\_Mod-10h-1Fh and Fam-1Ah\_Mod-00h-0Fh.

in	soc_num	Socket index.
in	min_link_width	minimum link width. $0 = X4 1 = X8 2 = X16$
in	max_link_width	maximum link width. 0 = X4 1 = X8 2 = X16 NOTE: Max value must be greater than
Generated by Doxygen		or equal to min value.

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.18 write\_apb\_disable()

Set the APBDisabled.

This function will set the APBDisabled by specifying the Data Fabric(DF) P-state. Messages APBEnable and A← PBDisable specify DF(Data Fabric) P-state behavior. DF P-states specify the frequency of clock domains from the CPU core boundary through to and including system memory, where 0 is the highest DF P-state and 2 is the lowest. Supported platforms: Fam-19h\_Mod-10h-1Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.
in	df_pstate	data fabric p-state.
out	prochot_asserted	prochot asserted status. True indicates asserted False indicates not-asserted.

### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.19 write\_apb\_enable()

Enable the DF p-state performance boost algorithm.

This function will enable the DF p-state performance boost algorithm. Supported platforms: Fam-19h $\_$ Mod-10h-1Fh and Fam-1Ah $\_$ Mod-00h-0Fh.

in	soc_num	Socket index.
out	prochot_asserted	prochot asserted status. True indicates asserted and false indicates not-asserted.

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.20 read\_current\_dfpstate\_frequency()

Read current DF p-state frequency .

This function returns the current DF p-state frequency. Returns the Fclck, DRAM memory clock(memclk),umc clock divider for the current socket DF P-state. Supported platforms: Fam-19h\_Mod-10h-1Fh, Fam-1Ah\_Mod-00h-0Fh and Fam-19h\_Mod-90h-9Fh.

#### **Parameters**

in	soc_num	Socket index.	
out	df_pstate	struct pstate_freq contains DRAM memory clock(mem clk) data fabric clock (Fclk) UMC	
		clock divider Uclk = 0 means divide by 1 else divide by 2.	

### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.21 write\_lclk\_dpm\_level\_range()

Set the max and min LCK DPM Level on a given NBIO per socket.

This function will set the LCK DPM Level on a given NBIO per socket. The DPM Level is an encoding to represent the PCIE Link Frequency (LCLK) under a root complex (NBIO). Supported platforms: Fam-19h\_Mod-10h-1Fh, Fam-1Ah Mod-00h-0Fh and Fam-19h Mod-90h-9Fh.

in	soc_num	Socket index.	
in	Iclk	lclk_dpm_level_range struct containing NBIOID (8 bit) Min dpm level (8 bit) and Max dpm	
		level(8 bit). Valid NBIOID, min dpm level and max dpm level values are between 0 $\sim$ 3.	

#### **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.22 read\_bmc\_rapl\_units()

Read RAPL (Running Average Power Limit) Units.

This function returns the RAPL (Running Average Power Limit) Units. Energy information (in Joules) is based on the multiplier:  $1/(2^{\triangle}ESU)$ . Time information (in Seconds) is based on the multiplier:  $1/(2^{\triangle}TU)$ . Supported platforms  $\leftarrow$ : Fam-19h\_Mod-10h-1Fh, Fam-1Ah\_Mod-00h-0Fh and Fam-19h\_Mod-90h-9Fh.

#### **Parameters**

in	soc_num	Socket index.
out	tu_value	TU value.
out	esu_value	esu value.

### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.23 read\_bmc\_cpu\_base\_frequency()

Read RAPL base frequency per CPU socket.

This function returns the base frequency per CPU socket. Supported platforms: Fam-19h\_Mod-10h-1Fh, Fam-1Ah\_Mod-00h-0Fh and Fam-19h\_Mod-90h-9Fh.

in	soc_num	Socket index.
out	base_freq	base frequency.

#### **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.24 read\_bmc\_control\_pcie\_gen5\_rate()

Control PCIe Rate on Gen5-Capable devices..

This function returns the PCle rate. Supported platforms: Fam-19h\_Mod-10h-1Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.
in	rate	PCIe gen rate. 0 indicates Auto-Detect BW and set link rate accordingly. 1 is for Limit at
		Gen4 Rate. 2 is for Limit at Gen5 rate.
out	mode	previous mode. 0 for Auto-Detect, 1 for Limit at Gen4 rate, 2 for limit at Gen5 rate.

### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.25 read\_rapl\_core\_energy\_counters()

Read RAPL core energy counters.

This function returns the RAPL core energy counters. Supported platforms: Fam-19h\_Mod-10h-1Fh, Fam-1Ah\_Mod-00h-0Fh and Fam-19h\_Mod-90h-9Fh.

in	soc_num	Soskcet index.
in	core_id	core id.
out	energy_counters	core energy.

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.26 read\_rapl\_pckg\_energy\_counters()

Read RAPL package energy counters.

This function returns the RAPL package energy counters. Supported platforms: Fam-19h\_Mod-10h-1Fh, Fam-1Ah\_Mod-00h-0Fh and Fam-19h\_Mod-90h-9Fh.

#### **Parameters**

in	soc_num	Socket index.
out	energy_counters	core energy.

#### **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.27 write\_pwr\_efficiency\_mode()

Write power efficiency profile policy.

This function writes power efficiency mode Supported platforms: Fam-19h\_Mod-10h-1Fh, Fam-1Ah\_Mod-00h-0Fh and Fam-19h\_Mod-90h-9Fh.

### **Parameters**

in	soc_num	Socket index.
in	mode	power efficiency mode. 0 indicates High Performance Mode 1 indicates Power Efficiency
		Mode. 2 indicates I/O Performance Mode. 3 Balanced Memory Performance Mode. 4
		Balanced Core Performance Mode. 5 Balanced Core and Memory Performance Mode.

Modes supported as per platform, 0 to 2: Fam-19h\_Mod-10h-1Fh Fam-19h\_Mod-90h-9Fh 0 to 5: Fam-1Ah\_Mod-

### 00h-0Fh

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.28 write\_df\_pstate\_range()

Write df pstate range.

This function writes df pstate range Supported platforms: Fam-19h\_Mod-10h-1Fh and Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.
in	max_pstate	value.Max value must be less than or equal to min value. Valid values are 0 - 2.
in	min_pstate	value. Valid values are from 0 - 2.

### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.29 read\_lclk\_dpm\_level\_range()

Read LCLK Max and Min DPM level range.

This function returns the LCLK Max and Min DPM level range. Supported platforms: Fam-19h\_Mod-10h-1Fh, Fam-1Ah\_Mod-00h-0Fh and Fam-19h\_Mod-90h-9Fh.

### **Parameters**

in	soc_num	Socket index.
in	nbio_id	nbio for a socket.
out	dpm	struct dpm level containing max and min dpm levels. Valid max and min dpm levels are
		from 0 - 1.

#### Generated by Doxygen

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.30 read\_ucode\_revision()

Read ucode revision.

This function reads the micro code revision number. Supported platforms: Fam-19h\_Mod-10h-1Fh, Fam-1Ah\_Mod-00h-0Fh and Fam-19h\_Mod-90h-9Fh.

#### **Parameters**

in	soc_num	Socket index.
out	ucode_rev	micro code revision.

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.31 read\_ras\_df\_err\_validity\_check()

Read number of instances of DF blocks of type DF\_BLOCK\_ID with errors.

This function reads the number instance of DF blocks of type DF\_BLOCK\_ID that have an error log to report.

in	soc_num	Socket index.
in	df_block⊷	DF block ID.
	_id	
out	err_chk	ras_df_err_chk Struct containing number of DF block instances andclength of error log in bytes per instanace.

#### **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.32 read\_ras\_df\_err\_dump()

Read RAS DF error dump.

This function reads 32 bits of data from the offset provided for DF block instance retported by read\_ras\_df\_err\_← validity\_check.

#### **Parameters**

in	soc_num	Socket index.
in	ras_err	ras_df_err_dump Union containing 4 byte offset, DF block ID and block ID instance.
out	data	output data from offset of DF block instance.

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.33 reset\_on\_sync\_flood()

Read BMC RAS reset on sync flood.

This function requests reset after sync flood. Reset only works during sync flood condition Supported platforms: Fam-19h\_Mod-10h-1Fh, Fam-1Ah\_Mod-00h-0Fh and Fam-19h\_Mod-90h-9Fh.

in	soc_num	Socket index. At present, only P0 handles this request.
out	ack_resp	acknowledgement response.

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.34 override\_delay\_reset\_on\_sync\_flood()

Overrides delay reset cpu on sync flood value.

This function will override delay reset cpu on sync flood value for the current boot instance. Delay value reverts to BIOS config selection after reboot.Number of override requests is limited to 5 per boot instance. Supported platforms: Fam-19h\_Mod-10h-1Fh, Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index. At present, only P0 handles this request.
in	data_in	struct ras_override_delay_d_in containing delay value override [5 - 120 mins], disable delay counter bit and stop delay counter bit.
out	ack_resp	acknowledgment response.

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

#### 7.5.2.35 get\_post\_code()

### Read post code.

This function will read most recent post code at the specified offset.SMU caches 8 most recent post codes. 
When the input is 0 the SMU will refresh the cache before running the latest post code. Input as 0 refers to most recent post code and higher inputs refers to the older post code. Supported platforms: Fam-19h\_Mod-10h-1Fh, Fam-1Ah\_Mod-00h-0Fh and Fam-19h\_Mod-90h-9Fh.

#### **Parameters**

	in	soc_num	Socket index.
	in	offset	post code offset
ĺ	out	post_code	recent post code of error category and number of instances of error category.

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.36 get\_bmc\_ras\_run\_time\_err\_validity\_ck()

Reads number of valid error instances per category.

This function will read number of valid error instances per category. Valid categories are MCA[00], DRAM CECC[01], PCIE [10], RSVD[11]. Supported platforms: Fam-1Ah\_Mod-00h-0Fh

#### **Parameters**

in	soc_num	Socket index.
in	err_category	Runtime error category MCA[00], DRAM CECC[01], PCle[10] and RSVD [11].
out	inst	struct ras_rt_valid_err_inst containing number of bytes of error category and number of instances of error category.

### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

#### 7.5.2.37 get\_bmc\_ras\_run\_time\_error\_info()

Reads BMC RAS runtime error information.

This function will read BMC RAS runtime error information based on category. If category is MCA then it will read 32 bit of data from MCA MSR Bank. If category is DRAM CECC then will read error count, counter info and corresponding from the valid DRAM ECC correctable error counter instance. If category is PCIE then it returns 32 bit PCIE error data from given offset of given instance. Supported platforms: Fam-1Ah\_Mod-00h-0Fh

#### **Parameters**

in	soc_num	Socket index.
in	d_in	struct run_time_err_d_in contatining 4 byte aligned offset, runtime error category and 0
		based index of valid instance returned by
		BMC_RAS_RUNTIME_ERR_VALIDITY_CHECK.
out	err_info	error information for a given category with valid instance and offset.

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.38 set\_bmc\_ras\_err\_threshold()

Sets BMC RAS error threshold.

This function will configure thresholding counters for MCA, DRAM CECC or PCIE. Supported platforms  $\leftarrow$ : Fam-1Ah Mod-00h-0Fh

#### **Parameters**

in	soc_num	Socket index.
in	th	struct run_time_threshold containing error type [00(MCA), 01(DRAM CECC),
		10(PCIE_UE), 11(PCIE_CE)], error count threshold and max interrupt rate.

### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.39 set\_bmc\_ras\_oob\_config()

Configures OOB state infrastructure in SoC.

This function will configure OOB state infrastructure in the SoC. Supported platforms: Fam-1Ah\_Mod-00h-0Fh

### **Parameters**

in	soc_num	Socket index.
in	d_in	struct oob_config_d_in containing [0] mca_oob_misc0_ec_enable, [2:1] dram_cecc_oob_ec_mode, [7:3] dram_cecc_leak_rate, [8] pcie_err_reporting_en, [31] mca_err_reporting_en.

### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.40 get\_bmc\_ras\_oob\_config()

Reads the current status of OOB state infrastructure in SoC.

This function will read the current status of OOB state configuration in the SoC. Supported platforms  $\leftarrow$  : Fam-1Ah\_Mod-00h-0Fh

### **Parameters**

in	soc_num	Socket index.
out	oob_config	containing [0] mca_oob_misc0_ec_enable, [2:1] dram_cecc_oob_ec_mode, [7:3]
		dram_cecc_leak_rate, [8] pcie_err_reporting_en, [11] MCA Thresholding Interrupt
		Enable value [12] DRAM CECC Thresholding Interrupt Enable value [13] PCIe error
		Thresholding Interrupt Enable value [18:15] MCA MaxIntRate value [22:19] DRAM
		CECC MaxIntRate1 value [26:23] PCIe error MaxIntRate1 value [31]
		mca_err_reporting_en

### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.41 read\_ppin\_fuse()

Get the 64 bit PPIN fuse.

This function will read the 64 bit PPIN fuse available via OPN\_PPIN fuse. Supported platforms : Fam-19h\_Mod-10h-1Fh, Fam-1Ah\_Mod-00h-0Fh and Fam-19h\_Mod-90h-9Fh.

### **Parameters**

in	soc_num	Socket index.
out	data	PPIN fuse data

### 7.5.2.42 read\_rtc()

Read RTC.

Read RTC timer value. RTC time represents the year, month, day, hour, minute and seconds value in a 64b encoding. Supported platforms: Fam-1Ah\_Mod-00h-0Fh

#### **Parameters**

in	soc_num	Socket index.
out	rtc	[63:0] = RTC value, [31:0]=> DataIn==0 & [63:32]=> DataIn==4 If DataIn==0
		RTC=DD_hh_mm_ss If DataIn==4 RTC=00_YYYY_MM All digits in BCD format.

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.43 read\_dimm\_spd\_register()

Get SPD SB data.

Supported platforms: Fam-1Ah\_Mod-00h-0Fh

in	soc_num	Socket index.	
in	spd_d⇔	struct dimm_spd_d_in containing DIMM address, LID, register offset, register space.	
	_in	Generated by D	oxygen
out	spd_data	containing spd data as per input	,3

### 7.5.2.44 get\_dimm\_serial\_num()

Get DIMM serial number.

Supported platforms: Fam-1Ah\_Mod-00h-0Fh

#### **Parameters**

in	soc_num	Socket index.
in	dimm_addr	DIMM address
out	serial_num	containing DIMM serial number

### 7.5.2.45 read\_smu\_fw\_ver()

Get SMU FW version.

Supported platforms: Fam-1Ah\_Mod-00h-0Fh

### **Parameters**

in	soc_num	Socket index.
out	smu_fw_ver	SMU firmware version

### 7.5.2.46 write\_bmc\_pcie\_config()

Write to BMC PCIE config.

This function will write 32 bit data\_in to extended PCI config space of target specified in previous RE  $\leftarrow$  AD\_BMC\_RAS\_PCIE\_CONFIG\_ACCESS (cmd ID 0x42h). Supported platforms: Fam-19h\_Mod-10h-1Fh, Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

	in	soc_num	Socket index.
	in	pci_addr	pci_address structure with fucntion(3 bit), device(4 bit) bus(8 bit), offset(12 bit), segment(4 bit). SEGMENT:0 BUS 0:DEVICE 18 and SEGMENT:0 BUS 0:DEVICE 19 are inaccessable.
	in	pcie_data	data_in to extended PCI config space of target.
Ī	out	r_code	return code.Response is 0 if operation is successful.

#### **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.47 set\_xgmi\_pstate\_range()

Set the max and min xGMI pstate.

This function will set the max and min xGMI pstate. pstate values are 0 - DFP0 (high performace) and 1 - DFP1 (low performance). Max value must be less than or equal to min value. XGMI p-state can be set through either HSMP or APML and the value that was last set will be enforced. Supported platforms: Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

	in	soc_num	Socket index.
	in	min_xgmi_pstate	minimum xgmi pstate. Valid values are 0,1
Ī	in	max_xgmi_pstate	maximum xgmi pstate. Valid values are 0,1

NOTE: Max value must be less than or equal to min value.

#### **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.48 set\_cpu\_rail\_iso\_freq\_policy()

Set the cpu rail iso frequency policy.

This function will set the cpu rail iso freq policy. This policy allows or disables independent core clocks per rail (VDDCR\_CPU0 or VDDCR\_CPU1). If a socket wide limit (e.g. PPT) is setting the core clock frequency, then this setting has no effect. Supported platforms: Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.	
in	policy	frequency policy. 0 means both rails have same frequency limit. 1 means each rail has	
		independent frequency limit.	

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.49 get\_cpu\_rail\_iso\_freq\_policy()

Get the cpu rail iso frequency policy.

This function will get the cpu rail iso freq policy. The response 0 means both rails have same frequency limit and 1 means each rail has independent frequency limit. Supported platforms: Fam-1Ah\_Mod-00h-0Fh.

### **Parameters**

in	soc_num	Socket index.	
out	policy	current frequency policy. 0 means both rails have same frequency limit. 1 means each rail	
		has independent frequency limit.	

#### **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.50 set\_dfc\_enable()

Set the DF C-state enabling control.

This function will set the DF C-state enabling control. DF C-state is a low power state for IOD. Supported platforms: Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.
in	state	DF C-state. 0 to disable DFC 1 to enable DFC

#### **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.51 get\_dfc\_enable()

Get the DF C-state enabling control.

This function will get the DF C-state enabling control. DF C-state is a low power state for IOD. Supported platforms: Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.
out	state	current DF C-state

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.52 get\_avg\_dram\_throttle()

Get the Avg DRAM throttle across all the channels.

This function will get the average DRAM throttle across all the channels Supported platforms: Fam-1Ah\_Mod-00h-0Fh.

#### **Parameters**

in	soc_num	Socket index.
out	dram_throttle	average dram throttle

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

### 7.5.2.53 get\_ch\_dram\_throttle()

Get the channel DRAM throttle.

This function will get the DRAM throttle for the given channel Supported platforms: Fam-1Ah\_Mod-00h-0Fh.

### **Parameters**

	in	soc_num	Socket index.
ſ	in	dimm_addr	dimm address for mode 1 containing umc instance ID, dimm 0/1 and temp sensor 0/1.
Ī	out	dram_throttle	average dram throttle

### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.6 esmi\_rmi.h File Reference

```
#include "apml_err.h"
```

### **Macros**

- #define MAX\_ALERT\_REG\_V21\_DENSE 48
   Max alert registers for V21 dense platform //.
- #define MAX\_ALERT\_REG 32

Max alert register //.

#define MAX THREAD REG V20 32

Max thread register for rev 20 //.

• #define MAX THREAD REG V10 16

Max thread register for rev 10 //.

#define MAX\_THREAD\_REG\_V21\_DENSE 48

Max thread register for rev 21 dense platform //.

#### **Enumerations**

• enum sbrmi status code {

 $\label{eq:sbrmi_success} \textbf{SBRMI\_CMD\_TIMEOUT} = 0x11, \textbf{SBRMI\_WARM\_RESET} = 0x22, \textbf{SBRMI\_UN} \leftarrow \textbf{KNOWN\_CMD\_FORMAT} = 0x40,$ 

SBRMI\_INVALID\_READ\_LENGTH = 0x41, SBRMI\_EXCESSIVE\_DATA\_LENGTH = 0x42, SBRMI\_INV $\leftarrow$  ALID\_THREAD = 0x44, SBRMI\_UNSUPPORTED\_CMD = 0x45, SBRMI\_CMD\_ABORTED = 0x81}

Error codes retured by APML mailbox functions.

• enum sbrmi registers {

SBRMI\_REVISION = 0x0, SBRMI\_CONTROL, SBRMI\_STATUS, SBRMI\_READSIZE,

SBRMI\_THREADENABLESTATUS0, SBRMI\_ALERTSTATUS0 = 0x10, SBRMI\_ALERTSTATUS15 = 0x1F, SBRMI\_ALERTMASK0 = 0x20,

SBRMI\_ALERTMASK15 = 0x2F, SBRMI\_SOFTWAREINTERRUPT = 0x40, SBRMI\_THREADNUMBER, SBRMI\_THREAD128CS = 0x4B,

SBRMI\_RASSTATUS, SBRMI\_THREADNUMBERLOW = 0x4E, SBRMI\_THREADNUMBERHIGH = 0x4F, SBRMI\_ALERTSTATUS16 = 0x50.

 $SBRMI\_ALERTSTATUS31 = 0x5F$ ,  $SBRMI\_ALERTSTATUS32 = 0x220$ ,  $SBRMI\_ALERTSTATUS47 = 0x22F$ ,  $SBRMI\_MPOOUTBNDMSG0 = 0x80$ ,

**SBRMI\_MPOOUTBNDMSG7** = 0x87, **SBRMI\_ALERTMASK16** = 0xC0, **SBRMI\_ALERTMASK31** = 0xCF, **SBRMI\_ALERTMASK32** = 0x1C0,

**SBRMI ALERTMASK47** = 0x1CF }

SB-RMI(Side-Band Remote Management Interface) features register access.

### **Functions**

oob\_status\_t read\_sbrmi\_revision (uint8\_t soc\_num, uint8\_t \*buffer)

Read revision from SB\_RMI register command. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob\_status\_t read\_sbrmi\_control (uint8\_t soc\_num, uint8\_t \*buffer)

Read Control byte from SB\_RMI register command. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob status t read sbrmi status (uint8 t soc num, uint8 t \*buffer)

Read one byte of Status value from SB\_RMI register command. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob\_status\_t read\_sbrmi\_readsize (uint8\_t soc\_num, uint8\_t \*buffer)

This register specifies the number of bytes to return when using the block read protocol to read SBRMI← \_x[4F:10]. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t read\_sbrmi\_threadenablestatus (uint8\_t soc\_num, uint8\_t \*buffer)

Read one byte of Thread Status from SB\_RMI register command. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob\_status\_t read\_sbrmi\_multithreadenablestatus (uint8\_t soc\_num, uint8\_t \*buffer)

Read one byte of Thread Status from SB\_RMI register command. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t read\_sbrmi\_swinterrupt (uint8\_t soc\_num, uint8\_t \*buffer)

This register is used by the SMBus master to generate an interrupt to the processor to indicate that a message is available.. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t read\_sbrmi\_threadnumber (uint8\_t soc\_num, uint8\_t \*buffer)

This register indicates the maximum number of threads present. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob status t read sbrmi mp0 msg (uint8 t soc num, uint8 t \*buffer)

This register will read the message running on the MP0. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t read\_sbrmi\_alert\_status (uint8\_t soc\_num, uint8\_t num\_of\_alert\_status\_reg, uint8\_t \*\*buffer)

This function will read bit vector for all the threads. Value of 1 indicates MCE occured for the thread and is set by hardware. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t read\_sbrmi\_alert\_mask (uint8\_t soc\_num, uint8\_t num\_of\_alert\_mask\_reg, uint8\_t \*\*buffer)

This function will read bit vector for all the threads. Value of 1 indicates alert signaling disabled for corresponding SBRMI::AlertStatus[MceStat] for the thread. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t read\_sbrmi\_inbound\_msg (uint8\_t soc\_num, uint8\_t \*buffer)

This register will read the inbound message. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob status t read sbrmi outbound msg (uint8 t soc num, uint8 t \*buffer)

This register will read the outbound message. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t read\_sbrmi\_threadnumberlow (uint8\_t soc\_num, uint8\_t \*buffer)

This register indicates the low part of maximum number of threads. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t read\_sbrmi\_threadnumberhi (uint8\_t soc\_num, uint8\_t \*buffer)

This register indicates the upper part of maximum number of threads. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob status t read sbrmi thread cs (uint8 t soc num, uint8 t \*buffer)

This register is used to read the thread cs. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t read\_sbrmi\_ras\_status (uint8\_t soc\_num, uint8\_t \*buffer)

This register will read the ras status. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t clear\_sbrmi\_ras\_status (uint8\_t soc\_num, uint8\_t buffer)

This API will clear ras status register. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t esmi\_get\_threads\_per\_socket (uint8\_t soc\_num, uint32\_t \*threads\_per\_socket)

Get the number of threads per socket.

#### **Variables**

const uint8\_t thread\_en\_reg\_v10 [MAX\_THREAD\_REG\_V10]

thread enable register revision 0x10

const uint8\_t thread\_en\_reg\_v20 [MAX\_THREAD\_REG\_V20]

thread enable register revision 0x20

const uint8\_t alert\_status [MAX\_ALERT\_REG]

alert status register

const uint8 t alert mask [MAX ALERT REG]

alert mask

• const uint16 t thread en reg v21 dense [MAX THREAD REG V21 DENSE]

thread enable register revision 0x21 for dense plaform

```
    const uint16_t alert_status_v21_dense [MAX_ALERT_REG_V21_DENSE]
    alert status register for V21 dense platform
```

const uint16\_t alert\_mask\_v21\_dense [MAX\_ALERT\_REG\_V21\_DENSE]
 alert mask

## 7.6.1 Detailed Description

Header file for the APML library for SB-RMI functionality access. All required function, structure, enum, etc. definitions should be defined in this file for SB-RMI Register accessing.

This header file contains the following: APIs prototype of the APIs exported by the APML library. Description of the API, arguments and return values. The Error codes returned by the API.

# 7.7 esmi\_tsi.h File Reference

```
#include "apml_err.h"
```

#### **Macros**

• #define TEMP INC 0.125

Register encode the temperature to increase in 0.125 In decimal portion one increase in byte is equivalent to 0.125.

## **Enumerations**

enum sbtsi\_registers {
 SBTSI\_CPUTEMPINT = 0x1, SBTSI\_STATUS, SBTSI\_CONFIGURATION, SBTSI\_UPDATERATE,
 SBTSI\_HITEMPINT = 0x7, SBTSI\_LOTEMPINT, SBTSI\_CONFIGWR, SBTSI\_CPUTEMPDEC = 0x10,
 SBTSI\_CPUTEMPOFFINT, SBTSI\_CPUTEMPOFFDEC, SBTSI\_HITEMPDEC, SBTSI\_LOTEMPDEC,
 SBTSI\_TIMEOUTCONFIG = 0x22, SBTSI\_ALERTTHRESHOLD = 0x32, SBTSI\_ALERTCONFIG = 0xBF,
 SBTSI\_MANUFID = 0xFE,
 SBTSI\_REVISION = 0xFF }

SB-TSI(Side-Band Temperature Sensor Interface) commands register access. The below registers mentioned as per Genessis PPR.

 enum sbtsi\_config\_write { ARA\_MASK = 0x2, READORDER\_MASK = 0x20, RUNSTOP\_MASK = 0x40, ALERTMASK MASK = 0x80 }

Bitfield values to be set for SBTSI confirmr register [7] Alert mask [6] RunStop [5] ReadOrder [1] AraDis.

#### **Functions**

oob status t read sbtsi cpuinttemp (uint8 t soc num, uint8 t \*buffer)

integer CPU temperature value The CPU temperature is calculated by adding the CPU temperature offset(S← BTSI::CpuTempOffInt, SBTSI::CpuTempOffDec) to the processor control temperature (Tctl). SBTSI::CpuTempInt and SBTSI::CpuTempDec combine to return the CPU temperature. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob\_status\_t read\_sbtsi\_status (uint8\_t soc\_num, uint8\_t \*buffer)

Status register is Read-only, volatile field If SBTSI::AlertConfig[AlertCompEn] == 0 , the temperature alert is latched high until the alert is read. If SBTSI::AlertConfig[AlertCompEn] == 1, the alert is cleared when the temperature does not meet the threshold conditions for temperature and number of samples. Supported platforms  $\leftarrow$ : Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob status t read sbtsi config (uint8 t soc num, uint8 t \*buffer)

The bits in this register are Read-only and can be written by Writing to the corresponding bits in SBTSI←::ConfigWr Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob status t read sbtsi updaterate (uint8 t soc num, float \*buffer)

This register value specifies the rate at which CPU temperature is compared against the temperature thresholds to determine if an alert event has occurred. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob status t write sbtsi updaterate (uint8 t soc num, float uprate)

This register value specifies the rate at which CPU temperature is compared against the temperature thresholds to determine if an alert event has occurred. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob\_status\_t read\_sbtsi\_hitempint (uint8\_t soc\_num, uint8\_t \*buffer)

This value specifies the integer portion of the high temperature threshold. The high temperature threshold specifies the CPU temperature that causes ALERT\_L to assert if the CPU temperature is greater than or equal to the threshold. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t read\_sbtsi\_lotempint (uint8\_t soc\_num, uint8\_t \*buffer)

This value specifies the integer portion of the low temperature threshold. The low temperature threshold specifies the CPU temperature that causes ALERT\_L to assert if the CPU temperature is less than or equal to the threshold Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t read\_sbtsi\_configwrite (uint8\_t soc\_num, uint8\_t \*buffer)

This register provides write access to SBTSI::Config Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob status t read sbtsi cputempdecimal (uint8 t soc num, float \*buffer)

The value returns the decimal portion of the CPU temperature Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob status t read sbtsi cputempoffint (uint8 t soc num, uint8 t \*temp int)

SBTSI::CpuTempOffInt and SBTSI::CpuTempOffDec combine to specify the CPU temperature offset Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob\_status\_t read\_sbtsi\_cputempoffdec (uint8\_t soc\_num, float \*temp\_dec)

This value specifies the decimal/fractional portion of the CPU temperature offset added to Tctl to calculate the CPU temperature. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t read\_sbtsi\_hitempdecimal (uint8\_t soc\_num, float \*temp\_dec)

This value specifies the decimal portion of the high temperature threshold. Supported platforms ←: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob status t read sbtsi lotempdecimal (uint8 t soc num, float \*temp dec)

value specifies the decimal portion of the low temperature threshold. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t read\_sbtsi\_timeoutconfig (uint8\_t soc\_num, uint8\_t \*timeout)

value specifies 0=SMBus defined timeout support disabled. 1=SMBus defined timeout support enabled. SMBus timeout enable. If SB-RMI is in use, SMBus timeouts should be enabled or disabled in a consistent manner on both interfaces. SMBus defined timeouts are not disabled for SB-RMI when this bit is set to 0. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob status t read sbtsi alertthreshold (uint8 t soc num, uint8 t \*samples)

Specifies the number of consecutive CPU temperature samples for which a temperature alert condition needs to remain valid before the corresponding alert bit is set. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob status t read sbtsi alertconfig (uint8 t soc num, uint8 t \*mode)

Status register is Read-only, volatile field If SBTSI::AlertConfig[AlertCompEn] == 0 , the temperature alert is latched high until the alert is read. If SBTSI::AlertConfig[AlertCompEn] == 1, the alert is cleared when the temperature does not meet the threshold conditions for temperature and number of samples. Supported platforms : Fam-19h Mod-00h-0Fh, Fam-19h Mod-10h-1Fh, Fam-19h Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

oob\_status\_t read\_sbtsi\_manufid (uint8\_t soc\_num, uint8\_t \*man\_id)

Returns the AMD manufacture ID Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob status t read sbtsi revision (uint8 t soc num, uint8 t \*rivision)

Specifies the SBI temperature sensor interface revision Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob status t sbtsi get cputemp (uint8 t soc num, float \*cpu temp)

CPU temperature value The CPU temperature is calculated by adding SBTSI::CpuTempInt and SBTSI::CpuTempDec combine to return the CPU temperature. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t sbtsi\_get\_temp\_status (uint8\_t soc\_num, uint8\_t \*loalert, uint8\_t \*hialert)

Status register is Read-only, volatile field If SBTSI::AlertConfig[AlertCompEn] == 0 , the temperature alert is latched high until the alert is read. If SBTSI::AlertConfig[AlertCompEn] == 1, the alert is cleared when the temperature does not meet the threshold conditions for temperature and number of samples. Supported platforms←: Fam-19h Mod-00h-0Fh, Fam-19h Mod-10h-1Fh, Fam-19h Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

• oob\_status\_t sbtsi\_get\_config (uint8\_t soc\_num, uint8\_t \*al\_mask, uint8\_t \*run\_stop, uint8\_t \*read\_ord, uint8\_t \*ara)

The bits in this register are Read-only and can be written by Writing to the corresponding bits in SBTSI←::ConfigWr Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

· oob status t sbtsi set configwr (uint8 t soc num, uint8 t mode, uint8 t config mask)

The bits in this register are defined sbtsi\_config\_write and can be written by writing to the corresponding bits in SB← TSI::ConfigWr Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t sbtsi\_get\_timeout (uint8\_t soc\_num, uint8\_t \*timeout\_en)

To verify if timeout support enabled or disabled Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t sbtsi\_set\_timeout\_config (uint8\_t soc\_num, uint8\_t mode)

To enable/disable timeout support Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t sbtsi\_set\_hitemp\_threshold (uint8\_t soc\_num, float hitemp\_thr)

This value set the high temperature threshold. The high temperature threshold specifies the CPU temperature that causes ALERT\_L to assert if the CPU temperature is greater than or equal to the threshold. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob\_status\_t sbtsi\_set\_lotemp\_threshold (uint8\_t soc\_num, float lotemp\_thr)

This value set the low temperature threshold. The low temperature threshold specifies the CPU temperature that causes ALERT\_L to assert if the CPU temperature is less than or equal to the threshold. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob status t sbtsi get hitemp threshold (uint8 t soc num, float \*hitemp thr)

This value specifies the high temperature threshold. The high temperature threshold specifies the CPU temperature that causes ALERT\_L to assert if the CPU temperature is greater than or equal to the threshold. Supported platforms: Fam-19h Mod-00h-0Fh, Fam-19h Mod-10h-1Fh, Fam-19h Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

oob\_status\_t sbtsi\_get\_lotemp\_threshold (uint8\_t soc\_num, float \*lotemp\_thr)

This value specifies the low temperature threshold. The low temperature threshold specifies the CPU temperature that causes ALERT\_L to assert if the CPU temperature is less than or equal to the threshold. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob status t read sbtsi cputempoffset (uint8 t soc num, float \*temp offset)

SBTSI::CpuTempOffInt and SBTSI::CpuTempOffDec combine to specify the CPU temperature offset Supported platforms: Fam-19h Mod-00h-0Fh, Fam-19h Mod-10h-1Fh, Fam-19h Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

· oob status t write sbtsi cputempoffset (uint8 t soc num, float temp offset)

SBTSI::CpuTempOffInt and SBTSI::CpuTempOffDec combine to set the CPU temperature offset Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

oob status t sbtsi set alert threshold (uint8 t soc num, uint8 t samples)

Specifies the number of consecutive CPU temperature samples for which a temperature alert condition needs to remain valid before the corresponding alert bit is set. Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

• oob status t sbtsi set alert config (uint8 t soc num, uint8 t mode)

Alert comparator mode enable Supported platforms: Fam-19h\_Mod-00h-0Fh, Fam-19h\_Mod-10h-1Fh, Fam-19h\_Mod-90h-9Fh and Fam-1Ah\_Mod-00h-0Fh.

# 7.7.1 Detailed Description

Header file for the APML library for SB-TSI functionality access. All required function, structure, enum, etc. definitions should be defined in this file for SB-TSI Register accessing.

This header file contains the following: APIs prototype of the APIs exported by the APML library. Description of the API, arguments and return values. The Error codes returned by the API.

# 7.8 rmi\_mailbox\_mi300.h File Reference

```
#include "apml_common.h"
#include "apml_err.h"
```

# **Data Structures**

struct max mem\_bw

Structure for Max DDR/HBM bandwidth and utilization. It contains max bandwidth(16 bit data) in GBps, current utilization bandwidth(Read+Write)(16 bit data) in GBps.

· struct svi port domain

struct containing port and slave address.

• struct freq\_limits

struct containing max frequency and min frequencey limit

· struct mclk fclk pstates

struct containing memory clock and fabric clock pstate mappings.

struct statistics

struct containing statistics parameter of interest and output control pstate mappings.

struct xgmi\_speed\_rate\_n\_width

struct containing xgmi speed rate in MHZ and link width in units of Gpbs. If link\_width[0] = 1 then XGMI link X2 is supported. If link\_width[1] = 1 then XGMI link X4 is supported. If Link\_width[2] = 1 then XGMI link X4 is supported and similarly if link\_width[3] = 1 then XGMI link X8 is supported.

· struct hbm\_device\_info

struct containing device vendor, part number and total memory size in GBs.

· struct host status

struct containing power management controlling status, driving running status.

#### **Macros**

#define MI300A ENCODING SIZE 10

MI300A encoding size //.

#### **Enumerations**

• enum esb\_mi300\_mailbox\_commmands {

SET\_MAX\_GFX\_CORE\_CLOCK = 0x81, SET\_MIN\_GFX\_CORE\_CLOCK, SET\_MAX\_PSTATE, GET\_P $\leftarrow$  STATES.

GET\_CURR\_XGMI\_PSTATE, SET\_XGMI\_PSTATE, UNSET\_XGMI\_PSTATE, GET\_XGMI\_PSTATES, GET\_XCC\_IDLE\_RESIDENCY, GET\_ENERGY\_ACCUMULATOR = 0x90, GET\_RAS\_ALARMS, GET\_ $\hookleftarrow$  PM ALARMS,

GET\_PSN, GET\_LINK\_INFO, GET\_ABS\_MAX\_MIN\_GFX\_FREQ = 0x96, GET\_SVI\_TELEMETRY\_BY\_ $\leftarrow$  RAIL,

GET\_DIE\_TYPE, GET\_ACT\_GFX\_FREQ\_CAP\_SELECTED = 0x9c, GET\_DIE\_HOT\_SPOT\_INFO = 0xA0, GET\_MEM\_HOT\_SPOT\_INFO,

GET\_MAX\_OP\_TEMP, GET\_SLOW\_DOWN\_TEMP, GET\_STATUS = 0xA4, GET\_MAX\_MEM\_BW\_UTI↔ LIZATION = 0XB0,

GET\_HBM\_THROTTLE, SET\_HBM\_THROTTLE, GET\_HBM\_STACK\_TEMP, GET\_GFX\_CLK\_FREQ\_ $\leftarrow$  LIMITS.

GET\_FCLK\_FREQ\_LIMITS, GET\_SOCKETS\_IN\_SYSTEM, GET\_HBM\_DEVICE\_INFO, GET\_PCIE\_ST← ATS = 0×BA.

GET\_BIST\_RESULTS = 0xBC, QUERY\_STATISTICS, CLEAR\_STATISTICS }

Mailbox message types defined in the APML library.

enum range\_type { MIN = 0, MAX }

APML range type used by GFX core clock frequency. Max, MIN are the values. Min is 0 and Max is 1.

enum clk\_type { GFX\_CLK = 0, F\_CLK }

APML clock frequency type. GFX\_CLK or F\_CLK GFX\_CLK value is 0 and F\_CLK value is 1.

enum alarms type { PM }

APML alarms type. PM\_ALARMS. PM is 0.

# **Functions**

• oob\_status\_t set\_gfx\_core\_clock (uint8\_t soc\_num, enum range\_type freq\_type, uint32\_t freq)

Set maximum/minimum gfx core clock frequency.

• oob\_status\_t set\_mclk\_fclk\_max\_pstate (uint8\_t soc\_num, uint32\_t pstate)

Set maximum mem and fclck pstate.

• oob status tiget mclk fclk pstates (uint8 tisoc num, uint8 tipstate ind, struct mclk fclk pstates \*pstate)

Get memory and fabric clock power state mappings.

oob\_status\_t set\_xgmi\_pstate (uint8\_t soc\_num, uint32\_t pstate)

Sets the XGMI Pstate.

oob\_status\_t unset\_xgmi\_pstate (uint8\_t soc\_num)

Resets the XGMI Pstate.

 oob\_status\_t get\_xgmi\_pstates (uint8\_t soc\_num, uint8\_t pstate\_ind, struct xgmi\_speed\_rate\_n\_width \*xgmi pstate)

Read XGMI power state mappings.

• oob\_status\_t get\_xcc\_idle\_residency (uint8\_t soc\_num, uint32\_t \*gfx\_cores\_idle\_res)

Read xcc idle residency percentage.

Read energy accumulator with time stamp.

```
    oob_status_t get_alarms (uint8_t soc_num, enum alarms_type type, uint32_t *buffer)

     Read PM alarm status based on enumeration type alarms_type.
• oob_status_t get_psn (uint8_t soc_num, uint32_t die_index, uint64_t *buffer)
      Reads public serial number (PSN).

    oob_status_t get_link_info (uint8_t soc_num, uint8_t *link_config, uint8_t *module_id)

     Read link Info.

    oob_status_t get_max_min_gfx_freq (uint8_t soc_num, uint16_t *max_freq, uint16_t *min_freq)

     Read maximum and minimum allowed GFX engine frequency.
• oob_status_t get_act_gfx_freq_cap (uint8_t soc_num, uint16_t *freq)
     Read Actual GFX frequency cap selected.

    oob_status_t get_svi_rail_telemetry (uint8_t soc_num, struct svi_port_domain port, uint32_t *pow)

      Read SVI based telemetry for individual rails.

    oob_status_t get_die_hotspot_info (uint8_t soc_num, uint8_t *die_id, uint16_t *temp)

      Reads local ID of the hottest die and its temperature.

    oob status t get mem hotspot info (uint8 t soc num, uint8 t *hbm stack id, uint16 t *hbm temp)

     Reads local ID of the HBM stack and its temperature.

    oob_status_t get_host_status (uint8_t soc_num, struct host_status *status)

     Reads the status in a bit vector.

    oob_status_t get_max_mem_bw_util (uint8_t soc_num, struct max_mem_bw *bw)

     Reads max memory bandwidth utilization.

    oob_status_t get_hbm_throttle (uint8_t soc_num, uint32_t *mem_th)

     Reads HBM throttle.

    oob_status_t set_hbm_throttle (uint8_t soc_num, uint32_t mem_th)

     writes HBM throttle.

    oob_status_t get_hbm_temperature (uint8_t soc_num, uint32_t index, uint16_t *temp)

     Reads hbm stack temperature.

    oob status t get clk freq limits (uint8 t soc num, enum clk type type, struct freq limits *limit)

     Reads GFX/F clk frequency limits based on enumeration type clk_type.

    oob status t get sockets in system (uint8 t soc num, uint32 t *sockets count)

     Reads number of sockets in system.

    oob_status_t get_bist_results (uint8_t soc_num, uint8_t die_id, uint32_t *bist_result)

      Reads die level bist result status from package.

    oob status t get statistics (uint8 t soc num, struct statistics stat, uint32 t *param)

     Reads statistics for a given parameter.

    oob_status_t clear_statistics (uint8_t soc_num)

     Clears statistics.
• oob_status_t get_die_type (uint8_t soc_num, uint32_t data_in, uint32_t *data_out)
     Get die type.

    oob_status_t get_curr_xgmi_pstate (uint8_t soc_num, uint8_t *xgmi_pstate)

      Get current xgmi pstate Supported platforms: Fam-19h_Mod-90h-9Fh.

    oob_status_t get_max_operating_temp (uint8_t soc_num, uint32_t ctf_type, uint16_t *temp)

      Get maximum operating temperature.

    oob_status_t get_slow_down_temp (uint8_t soc_num, uint32_t ctf_type, uint16_t *slow_down_temp)

      Get slow down temperature Supported platforms: Fam-19h Mod-90h-9Fh.

    oob_status_t get_hbm_dev_info (uint8_t soc_num, struct hbm_device_info *dev_info)

     Get hbm device information.
```

oob status t get pciestats (uint8 t soc num, uint32 t pcie stat select, uint32 t \*pcie stats)

Get PCIe statistics.

# 7.8.1 Detailed Description

Header file for the MI300 mailbox messages supported by APML library. All required function, structure, enum, etc. definitions should be defined in this file.

This header file contains the following: APIs prototype of the Mailbox messages for MI300 exported by the APML library. Description of the API, arguments and return values. The Error codes returned by the API.

## 7.8.2 Function Documentation

## 7.8.2.1 set gfx core clock()

Set maximum/minimum gfx core clock frequency.

This function sets user provied frequency as MAX GFX/MIN GFX core clock frequency in MHZ based on enumeration type range\_type. Supported platforms: Fam-19h\_Mod-90h-9Fh.

## **Parameters**

ſ	in	soc_num	Socket index.
	in	freq_type	enumeration type range_type containing "MIN" = 0 or "MAX" = 1.
Ī	in	freq	frequency in MHZ.

## Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 7.8.2.2 set\_mclk\_fclk\_max\_pstate()

Set maximum mem and fclck pstate.

This function sets the maximum memory and fabric clock power state. Mappings from memory and fabric clock pstate to MEMCLK/FCLK frequency can be found by issuing GetPstates command. Supported platforms←: Fam-19h\_Mod-90h-9Fh.

In case if the in-band has also set the maximum Pstate, then lower of the limits is used.

## **Parameters**

in	soc_num	Socket index.
in	pstate	maximum pstate. Valid pstate range is 0 - 3.

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 7.8.2.3 get\_mclk\_fclk\_pstates()

Get memory and fabric clock power state mappings.

This function returns the memory and fabric clock power state mappings. Returns MEMCLK/FCLK frequency in units of 1MHz for the available clock power states (Pstates). Each MEMCLK/FCLK frequency pair is returned independently for each pstate. Supported platforms: Fam-19h\_Mod-90h-9Fh.

#### **Parameters**

in	soc_num	Socket index.
in	pstate_ind	index of the pstate.
out	pstate	struct mclk_fclk_pstates containing mem_clk and f_clk frequency in MHz.

## Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 7.8.2.4 set\_xgmi\_pstate()

Sets the XGMI Pstate.

This function sets the specified XGMI Pstate. This disables all active XGMI Pstate management although  $X \leftarrow GMI$  power down modes will still be supported. Only 2 XGMI states are supported (0/1). Supported platforms: Fam-19h\_Mod-90h-9Fh.

## **Parameters**

in	soc_num	Socket index.
in	pstate	power state. valid values are 0 - 1.

## Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.8.2.5 unset\_xgmi\_pstate()

Resets the XGMI Pstate.

This function resets the XGMI Pstate specified in the SetXgmiPstate, causing XGMI link speed/width to be actively managed by the GPU. Supported platforms: Fam-19h\_Mod-90h-9Fh.

#### **Parameters**

in	soc_num	Socket index.
----	---------	---------------

## **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.8.2.6 get\_xgmi\_pstates()

Read XGMI power state mappings.

This function reads the XGMI power state mappings. Reads the supported XGMI link speeds and widths available to the SetXgmiPstate message. Link speeds reported in units of 1Gpbs. Supported platforms: Fam-19h\_Mod-90h-9Fh.

	in	soc_num	Socket index.	
	in	pstate_ind xgmi pstate index for speed rate.		
out xgmi pstate struct xgmi speed rate n width containing speed rate in MHz and li		struct xgmi_speed_rate_n_width containing speed rate in MHz and link width		

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.8.2.7 get\_xcc\_idle\_residency()

Read xcc idle residency percentage.

This function will provide the average xcc idle residency across all GFX cores in the socket.100% specifies that all enabled GFX cores in the socket are running in idle. Supported platforms: Fam-19h\_Mod-90h-9Fh.

#### **Parameters**

in	soc_num	Socket index.
out	gfx_cores_idle_res	idle residency in percentage

## Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.8.2.8 get\_energy\_accum\_with\_timestamp()

Read energy accumulator with time stamp.

This function will read 64 bits energy accumulator and the 56 bit time stamp. Supported platforms  $\leftarrow$ : Fam-19h\_Mod-90h-9Fh.

in	soc_num	Socket index.
out	energy	accumulator $2^{\wedge}$ 16 J.
out	time_stamp	time stamp (units:10ns).

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 7.8.2.9 get\_alarms()

Read PM alarm status based on enumeration type alarms\_type.

This function provides PM alarm status if the enumeration type alarms\_type is PM = 0 then it will retrieve PM alarm status . If buffer value is 1 the status is VRHOT. If the buffer value is 2 status is die over temp. If the buffer value is 4 status is HBM over temp and if the buffer is 8 then status is PWRBRK. Supported platforms:  $Fam-19h\_Mod-90h-9Fh$ .

#### **Parameters**

in	soc_num	Socket index.
in	type	enumeration type alarms_type. PM = 0.
out	buffer	returns PSP fw return data.

## Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 7.8.2.10 get\_psn()

Reads public serial number (PSN).

This function will return 64 bit public serial number (PSN) unique to each die. Supported platforms : Fam-19h\_Mod-90h-9Fh.

in	soc_num	Socket index.
in	die_index	core/die index.
out	buffer	returns 64 bit unique public serial number.

## **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.8.2.11 get\_link\_info()

Read link Info.

This function will read link info. Function will read the module ID and link config reflecting strapping pins. Supported platforms: Fam-19h\_Mod-90h-9Fh.

#### **Parameters**

in	soc_num	Socket index.
out	link_config	link configuration.
out	module⇔	module ID.
	_id	

## Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 7.8.2.12 get\_max\_min\_gfx\_freq()

Read maximum and minimum allowed GFX engine frequency.

This function will read maximum and minimum allowed GFX engine frequency. Supported platforms  $\leftarrow$ : Fam-19h\_Mod-90h-9Fh.

in	soc_num	Socket index.
out	max_freq	maximum GFX frequency in MHZ.
out	min_freq	minimum GFX frequency in MHZ.

## Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.8.2.13 get\_act\_gfx\_freq\_cap()

Read Actual GFX frequency cap selected.

This function will read current seleted GFX engine clock frequency. It reflects minimum of all frequency caps seleted via in-band and out-of-band controls. Supported platforms: Fam-19h\_Mod-90h-9Fh.

#### **Parameters**

in	1	soc_num	Socket index.
ου	ıt	freq	maximum GFX frequency in MHZ.

## Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.8.2.14 get\_svi\_rail\_telemetry()

Read SVI based telemetry for individual rails.

This function will read SVI based telemetry for individual rails. Supported platforms: Fam-19h\_Mod-90h-9Fh.

in	soc_num	Socket index.
in	port	struct svi_telemetry_domain containing port and slave address.
out	pow	power in milliwatts.

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.8.2.15 get\_die\_hotspot\_info()

Reads local ID of the hottest die and its temperature.

This function will read local ID of the hottest die and its corresponding die temperature. Measured in every 1 ms and the most recently measured temperature in ℃ is reported. Supported platforms: Fam-19h\_Mod-90h-9Fh.

#### **Parameters**

in	soc_num	Socket index.
out	die_id	Hottest die ID.
out	temp	Die hot spot temperature in $^{\circ}$ C.

## Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 7.8.2.16 get\_mem\_hotspot\_info()

Reads local ID of the HBM stack and its temperature.

This function will read local ID of the HBM stack and its corresponding HBM stack temperature. Measured in every 1 ms and the most recently measured temperature is reported. Supported platforms: Fam-19h\_Mod-90h-9Fh.

in	soc_num	Socket index.
out	hbm_stack⊷	Local ID of the hottest HBM stack.
	_id	
out	hbm_temp	temperature in units of 1 °C.

## Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.8.2.17 get\_host\_status()

```
oob_status_t get_host_status (
          uint8_t soc_num,
          struct host_status * status )
```

Reads the status in a bit vector.

This function will read PM controller status and driver running status in a bit vector Supported platforms : Fam-19h\_Mod-90h-9Fh.

#### **Parameters**

in	soc_num	Socket index.
out	status	struct host_status containing power management controller status and driver running status.

## **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.8.2.18 get\_max\_mem\_bw\_util()

Reads max memory bandwidth utilization.

This function will provide theoretic.al maximum HBM/memory bandwidth of the system in GB/s, utilized bandwidth in GB/S. Supported platforms: Fam-19h\_Mod-90h-9Fh.

## **Parameters**

in	soc_num	Socket index.
out	bw	struct max_mem_bw containing max bw, utilized b/w.

OOB_SUCCESS	is returned upon successful call.

## Return values

Non-zero	is returned upon failure.
----------	---------------------------

# 7.8.2.19 get\_hbm\_throttle()

Reads HBM throttle.

This function will read HBM throttle in percentage. Supported platforms: Fam-19h\_Mod-90h-9Fh.

## **Parameters**

in	soc_num	Socket index.
out	mem_th	hbm throttle in percentage (0 - 100%).

## Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.8.2.20 set\_hbm\_throttle()

writes HBM throttle.

This function will write HBM throttle. Supported platforms: Fam-19h\_Mod-90h-9Fh.

## **Parameters**

in	soc_num	Socket index.
in	mem_th	hbm throttle in percentage (0 - 80%).

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 7.8.2.21 get\_hbm\_temperature()

```
oob_status_t get_hbm_temperature (
     uint8_t soc_num,
     uint32_t index,
     uint16_t * temp )
```

Reads hbm stack temperature.

This function will read particular hbm stack temperature. Supported platforms: Fam-19h\_Mod-90h-9Fh.

## **Parameters**

in	soc_num	Socket index.
in	index	hbm stack index ( 0 - 7 for MI300).
out	temp	temperature in units of 1 ℃.

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.8.2.22 get\_clk\_freq\_limits()

Reads GFX/F clk frequency limits based on enumeration type clk\_type .

This function will provide socket's GFX/F clk max and min frequnecy limits based on enumberation type  $clk\_type$ . The function reads GFX clk frequency limits if the enumberation type  $clk\_type$  is  $GFX\_CLK = 0$  else it will read  $F\_CLK$  frequency limits. Supported platforms:  $F\_CLK$  frequency limits.

## **Parameters**

in	soc_num	Socket index.
in	type	enumeration type clk_type . Values are "GFX_CLK" = 0 or "F_CLK" = 1.
out	limit	struct freq_limits containing max and min GFX/F_clk frequency in MHZ.

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 7.8.2.23 get sockets in system()

Reads number of sockets in system.

This function will read number of sockets in system. Supported platforms: Fam-19h\_Mod-90h-9Fh.

## **Parameters**

in	soc_num	Socket index.
out	sockets_count	Numbers of sockets in system

## Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.8.2.24 get\_bist\_results()

Reads die level bist result status from package.

This function will read die level bist result status from package. Supported platforms: Fam-19h\_Mod-90h-9Fh.

# **Parameters**

in	soc_num	Socket index.
in	die_id	die level id.
out	bist_result	constituent bist results depending on MI300X/A/C configuration.

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 7.8.2.25 get\_statistics()

Reads statistics for a given parameter.

This function will read statistics for a given parameter since the last clear statistics command. Supported platforms: Fam-19h\_Mod-90h-9Fh.

#### **Parameters**

in	soc_num	Socket index.
in	stat	struct statistics containing statistics parameter of interest and output control.
out	param	parameter or timestamp HI/Lo value.

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 7.8.2.26 clear\_statistics()

# Clears statistics.

This function will clear all stored query statistics timestamps and then resumes data collection or aggregation. Supported platforms: Fam-19h\_Mod-90h-9Fh.

## **Parameters**

in	soc_num	Socket index.

## Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.8.2.27 get\_die\_type()

```
uint32_t data_in,
uint32_t * data_out )
```

## Get die type.

This function will read die-type, counts and AID base die based on die-ID input. If the bit[0] of input/data\_in is 1 then it will get maximum die-ID (0 - 255). If the bit[0] of input/data\_in is 0 then the data\_out[7:0] will be die type i.e. 0 Not available, 1 means AID, 2 means XCD, 3 means CCD and 4 means HBM stack and 5- 255 are reserved. data\_out[15:8] means maximum coumt of currently indexed die type. Data\_out[19:16] means AID associated with specified die-ID. Supported platforms: Fam-19h\_Mod-90h-9Fh.

#### **Parameters**

in	soc_num	Socket index.
in	data_in	input to get the die-type, counts and AID base.
out	data_out	maximum die id idnex or the die type based on die-id input.

## **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 7.8.2.28 get\_curr\_xgmi\_pstate()

Get current xgmi pstate Supported platforms: Fam-19h Mod-90h-9Fh.

## **Parameters**

in	soc_num	Socket index.
out	xgmi_pstate	current xgmi pstate

## Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

#### 7.8.2.29 get\_max\_operating\_temp()

```
uint32_t ctf_type,
uint16_t * temp )
```

Get maximum operating temperature.

This function will get critical temperature fault core and HBM temperature. Supported platforms  $\leftarrow$ : Fam-19h\_Mod-90h-9Fh.

## **Parameters**

	in	soc_num	Socket index.
	in	ctf_type	critical temperature fault type. 0 for AID, 1 for CCD, 2 for XCD and 3 for HBM.
Ī	out	temp	Max operating temp in ℃

#### Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.8.2.30 get\_slow\_down\_temp()

Get slow down temperature Supported platforms: Fam-19h\_Mod-90h-9Fh.

## **Parameters**

	in	soc_num	Socket index.
	in	ctf_type	critical temperature fault type. 0 for AID, 1 for CCD, 2 for XCD and 3 for HBM.
Ī	out	slow_down_temp	slow down temperature in ℃

# Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.8.2.31 get\_hbm\_dev\_info()

Get hbm device information.

This function will get hbm device information i.e. device vendor, part number and total memory size (GBs). Supported platforms: Fam-19h\_Mod-90h-9Fh.

## **Parameters**

in	soc_num	Socket index.
out	dev_info	struct hbm_device_info contatining device vendor, part number and total memory size (GBs).

## **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 7.8.2.32 get\_pciestats()

## Get PCIe statistics.

This function will get PCIe statistics including total transitions from L0 to recovery state, total number of replays issued on the PCIe link, total number of NAKs issued on the PCIe link by the device, and total number of NAKs issued on the PCIe link by the receiver. Supported platforms: Fam-19h\_Mod-90h-9Fh.

## **Parameters**

in	soc_num	Socket index.
in	pcie_stat_select	PCIe stat selector. 0 for L0 to recovery count, 1 for replay count, 2 for NAK sent
		count and 3 for NAK recieved count.
out	pcie_stats	pcie statistics

## **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.9 tsi\_mi300.h File Reference

```
#include "apml_err.h"
```

## **Enumerations**

 enum sbtsi mi300 registers { SBTSI HBM HITEMPINT LIMIT = 0x40, SBTSI HBM HITEMPDEC LIMIT = 0x44, SBTSI HBM LOT-EMPINT LIMIT = 0x48, SBTSI HBM LOTEMPDEC LIMIT = 0x4C, SBTSI\_MAX\_HBMTEMPINT = 0x50, SBTSI\_MAX\_HBMTEMPDEC = 0x54, SBTSI\_HBMTEMPINT = 0x5C, **SBTSI HBMTEMPDEC** = 0x60 }

SB-TSI(Side-Band Temperature Sensor Interface) commands register access.

## **Functions**

- oob status t read sbtsi hbm hi temp int th (uint8 t soc num, uint8 t \*buffer) Get high hbm temperature integer threshold in °C.
- oob\_status\_t write\_sbtsi\_hbm\_hi\_temp\_th (uint8\_t soc\_num, float hi\_temp\_th)

Set high hbm temperature integer and decimal threshold in °C.

 oob\_status\_t read\_sbtsi\_hbm\_hi\_temp\_dec\_th (uint8\_t soc\_num, float \*buffer) Get high hbm temperature decimal threshold.

oob status t read sbtsi hbm hi temp th (uint8 t soc num, float \*buffer)

Get high hbm temperature threshold.

Get hbm low temperature threshold.

Get hbm maximum temperature.

- oob\_status\_t read\_sbtsi\_hbm\_lo\_temp\_int\_th (uint8\_t soc\_num, uint8\_t \*buffer) Get low hbm temperature integer threshold.
- oob status t read sbtsi hbm lo temp dec th (uint8 t soc num, float \*buffer) Get low hbm temperature decimal threshold.
- oob\_status\_t write\_sbtsi\_hbm\_lo\_temp\_th (uint8\_t soc\_num, float temp\_th) Set low hbm temperature threshold.
- oob status t read sbtsi max hbm temp int (uint8 t soc num, uint8 t \*buffer) Get max hbm integer temperature.
- oob\_status\_t read\_sbtsi\_max\_hbm\_temp\_dec (uint8\_t soc\_num, float \*buffer) Get max hbm decimal temperature.
- oob\_status\_t read\_sbtsi\_hbm\_temp\_int (uint8\_t soc\_num, uint8\_t \*buffer) Get hbm integer temperature.
- oob status t read sbtsi hbm temp dec (uint8 t soc num, float \*buffer) Get hbm decimal temperature.
- oob\_status\_t read\_sbtsi\_hbm\_lo\_temp\_th (uint8\_t soc\_num, float \*buffer)
- oob\_status\_t read\_sbtsi\_max\_hbm\_temp (uint8\_t soc\_num, float \*buffer)
- oob\_status\_t read\_sbtsi\_hbm\_temp (uint8\_t soc\_num, float \*buffer) Get hbm temperature.
- oob status t read sbtsi hbm alertthreshold (uint8 t soc num, uint8 t \*samples) Get hbm alert threshold.
- oob\_status\_t sbtsi\_set\_hbm\_alert\_threshold (uint8\_t soc\_num, uint8\_t samples) Set hbm alert samples.
- oob\_status\_t get\_sbtsi\_hbm\_alertconfig (uint8\_t soc\_num, uint8\_t \*mode) Get the sbtsi hbm alert config.
- · oob status t set sbtsi hbm alertconfig (uint8 t soc num, uint8 t mode)
- Set hbm alert config.

# 7.9.1 Detailed Description

Header file for the APML library for SB-TSI functionality access for MI300. All required function, structure, enum, etc. definitions should be defined in this file for SB-TSI Register accessing.

This header file contains the following: APIs prototype of the APIs exported by the APML library. Description of the API, arguments and return values. The Error codes returned by the API.

## 7.9.2 Function Documentation

## 7.9.2.1 read sbtsi hbm hi temp int th()

Get high hbm temperature integer threshold in °C.

This function will read high hbm temperature interger threshold in °C. Supported platforms: Fam-19h\_Mod-90h-9Fh.

#### **Parameters**

in	soc_num	Socket index.
out	buffer	a pointer to hold the high hbm temperature integer threshold in °C.

## **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 7.9.2.2 write\_sbtsi\_hbm\_hi\_temp\_th()

Set high hbm temperature integer and decimal threshold in ℃.

This function will set high hbm temperature interger and decimal threshold in ℃. Supported platforms : Fam-19h\_Mod-90h-9Fh.

in	soc_num	Socket index.
in	hi_temp⇔	high hbm temperature threshold containing integer and decimal part in ℃.
	th	

## **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.9.2.3 read\_sbtsi\_hbm\_hi\_temp\_dec\_th()

Get high hbm temperature decimal threshold.

This function will read high hbm temperature decimal threshold in °C. Supported platforms: Fam-19h\_Mod-90h-9Fh.

#### **Parameters**

in	soc_num	Socket index.
out	buffer	a pointer to hold the high hbm temperature decimal threshold in ${^{\circ}\!$

## **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.9.2.4 read\_sbtsi\_hbm\_hi\_temp\_th()

Get high hbm temperature threshold.

This function will read high hbm temperature threshold in °C. Supported platforms: Fam-19h\_Mod-90h-9Fh.

## **Parameters**

in	soc_num	Socket index.
out	buffer	a pointer to hold the high hbm temperature in °C

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 7.9.2.5 read\_sbtsi\_hbm\_lo\_temp\_int\_th()

Get low hbm temperature integer threshold.

This function will read low hbm temperature interger threshold in °C. Supported platforms: Fam-19h\_Mod-90h-9Fh.

# **Parameters**

in	soc_num	Socket index.
ou	buffer	a pointer to hold the low hbm temperature integer threshold in $^{\circ}\!$

## Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.9.2.6 read\_sbtsi\_hbm\_lo\_temp\_dec\_th()

Get low hbm temperature decimal threshold.

This function will low high hbm temperature decimal threshold in °C. Supported platforms: Fam-19h\_Mod-90h-9Fh.

# **Parameters**

in	soc_num	Socket index.
out	buffer	a pointer to hold the low hbm temperature decimal threshold in ${}^{\circ}\!C$ .

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.9.2.7 write\_sbtsi\_hbm\_lo\_temp\_th()

Set low hbm temperature threshold.

This function will set low hbm temperature threshold in °C. Supported platforms: Fam-19h\_Mod-90h-9Fh.

## **Parameters**

in	soc_num	Socket index.
in	temp_th	low hbm temperature threshold in ℃.

## Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 7.9.2.8 read\_sbtsi\_max\_hbm\_temp\_int()

Get max hbm integer temperature.

This function will read max hbm interger temperature in °C Supported platforms: Fam-19h\_Mod-90h-9Fh.

## **Parameters**

in	soc_num	Socket index.
out	buffer	a pointer to hold the max hbm integer temperature in °C

# Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.9.2.9 read\_sbtsi\_max\_hbm\_temp\_dec()

Get max hbm decimal temperature.

This function will read max hbm decimal temperature in °C Supported platforms: Fam-19h\_Mod-90h-9Fh.

## **Parameters**

in	soc_num	Socket index.
out	buffer	a pointer to hold the max hbm decimal temperature in $^{\circ}$ C.

## Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.9.2.10 read\_sbtsi\_hbm\_temp\_int()

Get hbm integer temperature.

This function will read hbm integer temperature in ℃. Supported platforms: Fam-19h\_Mod-90h-9Fh.

# Parameters

in	soc_num	Socket index.
out	buffer	a pointer to hold the hbm integer temperature in ${}^{\circ}\!\text{C}$

## Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 7.9.2.11 read\_sbtsi\_hbm\_temp\_dec()

Get hbm decimal temperature.

This function will read hbm decimal temperature in °C. Supported platforms: Fam-19h\_Mod-90h-9Fh.

## **Parameters**

in	soc_num	Socket index.
out	buffer	a pointer to hold the hbm decimal temperature in ${}^\circ\!\text{C}$

## Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.9.2.12 read\_sbtsi\_hbm\_lo\_temp\_th()

Get hbm low temperature threshold.

This function will read hbm low threshold temperature in °C. Supported platforms: Fam-19h\_Mod-90h-9Fh.

## **Parameters**

in	soc_num	Socket index.
out	buffer	a pointer to hold the low hbm temperature threshold in $^{\circ}$ C.

## Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.9.2.13 read\_sbtsi\_max\_hbm\_temp()

Get hbm maximum temperature.

This function will read maximum hbm temperature in °C. Supported platforms: Fam-19h\_Mod-90h-9Fh.

in	soc_num	Socket index.
out	buffer	a pointer to hold the max hbm temperature in ${}^{\circ}\! {\mathbb C}$

## Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.9.2.14 read\_sbtsi\_hbm\_temp()

Get hbm temperature.

This function will read maximum hbm temperature in °C. Supported platforms: Fam-19h\_Mod-90h-9Fh.

#### **Parameters**

in	soc_num	Socket index.
out buffer a pointer to hold the hbr		a pointer to hold the hbm temperature in ${}^{\circ}\!$

## **Return values**

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.9.2.15 read\_sbtsi\_hbm\_alertthreshold()

Get hbm alert threshold.

This function will read hbm alert threshold. Supported platforms: Fam-19h\_Mod-90h-9Fh.

## **Parameters**

in	soc_num	Socket index.
out	samples	hbm threshold samples

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

## 7.9.2.16 sbtsi\_set\_hbm\_alert\_threshold()

Set hbm alert samples.

This function will set hbm alert samples. Supported platforms: Fam-19h\_Mod-90h-9Fh.

# **Parameters**

in	soc_num	Socket index.
in	samples	hbm threshold samples

## Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.9.2.17 get\_sbtsi\_hbm\_alertconfig()

Get the sbtsi hbm alert config.

This function will read hbm alert config. 1 indicates Enable hbm high and low temperature alert and 0 indicates disbale hbm high and low temperature alert. Supported platforms: Fam-19h\_Mod-90h-9Fh.

#### **Parameters**

in	soc_num	Socket index.
in,out	mode	HBM alert enable or disable

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# 7.9.2.18 set\_sbtsi\_hbm\_alertconfig()

Set hbm alert config.

This function will set hbm alert config. 1 indicates enable hbm high and low temperature alert and 0 indicates disable hbm high and low temperature alert. Supported platforms: Fam-19h\_Mod-90h-9Fh.

# **Parameters**

in	soc_num	Socket index.
in	mode	1 indicates enable and 0 indicates disable

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

# Index

apml.h, 85	apml recover dev
esmi_oob_read_byte, 87	apml_recovery.h, 96
esmi_oob_read_mailbox, 91	apml_recovery.h, 96
esmi_oob_rmi_read_byte, 88	apml_recover_dev, 96
esmi_oob_rmi_write_byte, 90	Auxiliary functions, 13
esmi_oob_tsi_read_byte, 88	errno_to_oob_status, 13
esmi_oob_tsi_write_byte, 90	esmi_get_err_msg, 14
esmi_oob_write_byte, 87	
esmi_oob_write_mailbox, 91	clear_sbrmi_ras_status
sbrmi_inbnd_msg, 86	SB-RMI Register Read Byte Protocol, 45
sbrmi_xfer_msg, 92	clear_statistics
sbtsi_xfer_msg, 92	rmi_mailbox_mi300.h, 152
validate_apml_dependency, 94	core_mca_err_reporting_en
validate_sbrmi_module, 93	oob_config_d_in, 76
validate_sbtsi_module, 93	cpuid_reg
apml_encodings, 67	esmi_cpuid_msr.h, 98
apml_err.h, 94	Current, Min, Max TDP, 24
OOB_ARG_PTR_NULL, 95	read_max_tdp, 24
OOB_CMD_TIMEOUT, 95	read_min_tdp, 25
OOB_CPUID_MSR_CMD_ABORTED, 96	read_tdp, 24
OOB CPUID MSR CMD EXCESS DATA LEN,	
95	dimm_power, 67
OOB_CPUID_MSR_CMD_INVAL_RD_LEN, 95	dimm_spd_d_in, 68
OOB_CPUID_MSR_CMD_INVAL_THREAD, 96	dimm_thermal, 69
OOB_CPUID_MSR_CMD_TIMEOUT, 95	dpm_level, 69
OOB_CPUID_MSR_CMD_UNKNOWN_FMT, 95	Dram and other features Query, 28
OOB_CPUID_MSR_CMD_UNSUPP, 96	read_ccd_bist_result, 31
OOB_CPUID_MSR_CMD_WARM_RESET, 95	read_cclk_freq_limit, 32
OOB_FILE_ERROR, 95	read_ccx_bist_result, 31 read_ddr_bandwidth, 33
OOB_INTERRUPTED, 95	read_dram_throttle, 28
OOB_INVALID_INPUT, 95	read_iod_bist, 30
OOB_INVALID_MSGSIZE, 95	read_nbio_error_logging_register, 30
OOB_MAILBOX_ADD_ERR_DATA, 96	read_socket_c0_residency, 32
OOB_MAILBOX_CMD_ABORTED, 96	read_vddio_mem_power, 29
OOB_MAILBOX_CMD_INVAL_CORE, 96	write_dram_throttle, 29
OOB_MAILBOX_CMD_UNKNOWN, 96	dram_cecc_leak_rate
OOB_MAILBOX_INVALID_INPUT_ARGS, 96	oob_config_d_in, 76
OOB_MAILBOX_INVALID_OOBRAS_CONFIG, 96	dram_cecc_oob_ec_mode
OOB_MAILBOX_NOT_READY, 96	oob config d in, 76
OOB_NO_MEMORY, 95	000_001g_u,
OOB_NOT_FOUND, 95	err type
OOB_NOT_INITIALIZED, 95	run_time_threshold, 82
OOB_NOT_SUPPORTED, 95	errno_to_oob_status
OOB_PERMISSION, 95	Auxiliary functions, 13
oob_status_t, 95	esmi_cpuid_msr.h, 97
OOB_SUCCESS, 95	cpuid_reg, 98
OOB_TRY_AGAIN, 95	esmi_get_err_msg
OOB_UNEXPECTED_SIZE, 95	Auxiliary functions, 14
OOB_UNKNOWN_ERROR, 95	esmi_get_logical_cores_per_socket

using CPUID Register Access, 35	write_df_pstate_range, 119
esmi_get_processor_info	write_gmi3_link_width_range, 113
using CPUID Register Access, 35	write_lclk_dpm_level_range, 115
esmi_get_threads_per_core	write_pwr_efficiency_mode, 118
using CPUID Register Access, 35	write_xgmi_link_width_range, 113
esmi_get_threads_per_socket	esmi_oob_cpuid
SB-RMI Register Read Byte Protocol, 46	SB-RMI CPUID Register Access, 38
esmi_get_vendor_id	esmi_oob_cpuid_eax
using CPUID Register Access, 34	SB-RMI CPUID Register Access, 39
esmi_mailbox.h, 98	esmi_oob_cpuid_ebx
get avg dram throttle, 130	SB-RMI CPUID Register Access, 39
get_bmc_ras_oob_config, 125	esmi_oob_cpuid_ecx
get_bmc_ras_run_time_err_validity_ck, 123	SB-RMI CPUID Register Access, 40
get_bmc_ras_run_time_error_info, 123	esmi_oob_cpuid_edx
get_ch_dram_throttle, 131	SB-RMI CPUID Register Access, 41
get_cpu_rail_iso_freq_policy, 129	esmi_oob_read_byte
get_dfc_enable, 130	apml.h, 87
get_dimm_serial_num, 127	esmi_oob_read_mailbox
get_post_code, 122	apml.h, 91
override_delay_reset_on_sync_flood, 122	esmi_oob_read_msr
read bmc control pcie gen5 rate, 117	SB_RMI Read Processor Register Access, 37
read bmc cpu base frequency, 116	esmi_oob_rmi_read_byte
read_bmc_rapl_units, 116	apml.h, 88
read_bmc_ras_fch_reset_reason, 107	esmi_oob_rmi_write_byte
read_bmc_ras_mca_msr_dump, 107	apml.h, 90
read_bmc_ras_mca_validity_check, 106	esmi_oob_tsi_read_byte
read_bmc_ras_pcie_config_access, 106	apml.h, 88
read_current_dfpstate_frequency, 115	esmi_oob_tsi_write_byte
read_current_io_bandwidth, 111	apml.h, 90
read_current_xgmi_bandwidth, 112	esmi_oob_write_byte
read_dimm_power_consumption, 108	apml.h, 87
read_dimm_spd_register, 126	esmi_oob_write_mailbox
read_dimm_temp_range_and_refresh_rate, 108	apml.h, 91
read_dimm_thermal_sensor, 109	esmi_rmi.h, 131
read lclk dpm level range, 119	esmi_tsi.h, 134
read_ppin_fuse, 125	
read_ppiii_tuse, 125 read pwr current active freq limit core, 110	freq_limits, 70
read_pwr_current_active_freq_limit_socket, 109	get_act_gfx_freq_cap
read_pwr_svi_telemetry_all_rails, 110	rmi_mailbox_mi300.h, 146
read_rapl_core_energy_counters, 117	get_alarms
read_rapl_pckg_energy_counters, 118	rmi_mailbox_mi300.h, 144
read_ras_df_err_dump, 121	get_avg_dram_throttle
read_ras_df_err_validity_check, 120	esmi_mailbox.h, 130
read_rtc, 126	get_bist_results
read_smu_fw_ver, 127	rmi_mailbox_mi300.h, 151
read_socket_freq_range, 111	get_bmc_ras_oob_config
read_ucode_revision, 120	esmi_mailbox.h, 125
reset_on_sync_flood, 121	get_bmc_ras_run_time_err_validity_ck
set_bmc_ras_err_threshold, 124	esmi_mailbox.h, 123
set_bmc_ras_oob_config, 124	get_bmc_ras_run_time_error_info
set_cpu_rail_iso_freq_policy, 128	esmi_mailbox.h, 123
set_dfc_enable, 129	get_ch_dram_throttle
set_xgmi_pstate_range, 128	esmi_mailbox.h, 131
write_apb_disable, 114	get_clk_freq_limits
write_apb_enable, 114	rmi_mailbox_mi300.h, 150
write_bmc_pcie_config, 127	get_cpu_rail_iso_freq_policy
write_bmc_report_dimm_power, 105	esmi_mailbox.h, 129
write_bmc_report_dimm_thermal_sensor, 105	get_curr_xgmi_pstate

rmi_mailbox_mi300.h, 153	link_id
get_dfc_enable	link_id_bw_type, 72
esmi_mailbox.h, 130	link_id_bw_type, 72
get_die_hotspot_info	link id, 72
rmi_mailbox_mi300.h, 147	_ '
get_die_type	max_ddr_bw, 72
rmi_mailbox_mi300.h, 152	max_mem_bw, 73
get_dimm_serial_num	mca_bank, 73
esmi_mailbox.h, 127	mca_oob_misc0_ec_enable
get_energy_accum_with_timestamp	oob_config_d_in, 75
rmi_mailbox_mi300.h, 143	mclk_fclk_pstates, 74
get_hbm_dev_info	,
rmi_mailbox_mi300.h, 154	nbio_err_log, 74
get_hbm_temperature	<del>-</del>
rmi_mailbox_mi300.h, 150	OOB_ARG_PTR_NULL
get_hbm_throttle	apml_err.h, 95
· — —	OOB_CMD_TIMEOUT
rmi_mailbox_mi300.h, 149	apml_err.h, 95
get_host_status	oob_config_d_in, 75
rmi_mailbox_mi300.h, 148	core_mca_err_reporting_en, 76
get_link_info	dram_cecc_leak_rate, 76
rmi_mailbox_mi300.h, 145	dram_cecc_oob_ec_mode, 76
get_max_mem_bw_util	mca oob misc0 ec enable, 75
rmi_mailbox_mi300.h, 148	pcie_err_reporting_en, 76
get_max_min_gfx_freq	OOB CPUID MSR CMD ABORTED
rmi_mailbox_mi300.h, 145	apml_err.h, 96
get_max_operating_temp	OOB_CPUID_MSR_CMD_EXCESS_DATA_LEN
rmi_mailbox_mi300.h, 153	apml_err.h, 95
get_mclk_fclk_pstates	OOB_CPUID_MSR_CMD_INVAL_RD_LEN
rmi_mailbox_mi300.h, 141	apml_err.h, 95
get_mem_hotspot_info	OOB_CPUID_MSR_CMD_INVAL_THREAD
rmi_mailbox_mi300.h, 147	
get_pciestats	apml_err.h, 96
rmi_mailbox_mi300.h, 155	OOB_CPUID_MSR_CMD_TIMEOUT
get_post_code	apml_err.h, 95
esmi_mailbox.h, 122	OOB_CPUID_MSR_CMD_UNKNOWN_FMT
get_psn	apml_err.h, 95
rmi_mailbox_mi300.h, 144	OOB_CPUID_MSR_CMD_UNSUPP
get_sbtsi_hbm_alertconfig	apml_err.h, 96
tsi_mi300.h, 164	OOB_CPUID_MSR_CMD_WARM_RESET
get slow down temp	apml_err.h, 95
rmi mailbox mi300.h, 154	OOB_FILE_ERROR
get_sockets_in_system	apml_err.h, 95
rmi_mailbox_mi300.h, 151	OOB_INTERRUPTED
get_statistics	apml_err.h, 95
rmi_mailbox_mi300.h, 151	OOB_INVALID_INPUT
get_svi_rail_telemetry	apml_err.h, 95
rmi mailbox mi300.h, 146	OOB_INVALID_MSGSIZE
get_xcc_idle_residency	apml_err.h, 95
rmi_mailbox_mi300.h, 143	OOB_MAILBOX_ADD_ERR_DATA
get_xgmi_pstates	apml_err.h, 96
rmi_mailbox_mi300.h, 142	OOB_MAILBOX_CMD_ABORTED
1111_111a11b0x_1111000.11, 142	apml_err.h, 96
hbm_device_info, 70	OOB_MAILBOX_CMD_INVAL_CORE
host_status, 71	apml_err.h, 96
	OOB_MAILBOX_CMD_UNKNOWN
input	apml_err.h, 96
ras_df_err_dump, 79	OOB_MAILBOX_INVALID_INPUT_ARGS
	apml_err.h, 96
lclk_dpm_level_range, 71	OOB_MAILBOX_INVALID_OOBRAS_CONFIG
-	

apml_err.h, 96	esmi mailbox.h, 116
OOB_MAILBOX_NOT_READY	read_bmc_rapl_units
apml_err.h, 96	
• —	esmi_mailbox.h, 116
OOB_NO_MEMORY	read_bmc_ras_fch_reset_reason
apml_err.h, 95	esmi_mailbox.h, 107
OOB_NOT_FOUND	read_bmc_ras_mca_msr_dump
apml_err.h, 95	esmi_mailbox.h, 107
OOB_NOT_INITIALIZED	read_bmc_ras_mca_validity_check
apml_err.h, 95	esmi_mailbox.h, 106
OOB_NOT_SUPPORTED	read_bmc_ras_pcie_config_access
apml_err.h, 95	esmi_mailbox.h, 106
OOB_PERMISSION	read_ccd_bist_result
apml_err.h, 95	Dram and other features Query, 31
oob_status_t	read_cclk_freq_limit
apml_err.h, 95	Dram and other features Query, 32
OOB_SUCCESS	read_ccx_bist_result
apml_err.h, 95	Dram and other features Query, 31
OOB_TRY_AGAIN	read_current_dfpstate_frequency
apml_err.h, 95	esmi_mailbox.h, 115
OOB_UNEXPECTED_SIZE	read_current_io_bandwidth
apml_err.h, 95	esmi_mailbox.h, 111
OOB_UNKNOWN_ERROR	read_current_xgmi_bandwidth
apml_err.h, 95	esmi_mailbox.h, 112
Out-of-band Performance (Boost limit) Control, 22	read_ddr_bandwidth
write_esb_boost_limit, 22	Dram and other features Query, 33
write_esb_boost_limit_allcores, 22	read_dimm_power_consumption
override_delay_reset_on_sync_flood	esmi_mailbox.h, 108
esmi_mailbox.h, 122	read_dimm_spd_register
	esmi_mailbox.h, 126
pci_address, 76	read_dimm_temp_range_and_refresh_rate
pcie_err_reporting_en	esmi_mailbox.h, 108
oob_config_d_in, 76	read_dimm_thermal_sensor
Performance (Boost limit) Monitor, 20	esmi_mailbox.h, 109
read_bios_boost_fmax, 20	read_dram_throttle
read_esb_boost_limit, 20	Dram and other features Query, 28
Platforms, 18	•
Power Control, 19	read_esb_boost_limit
write_socket_power_limit, 19	Performance (Boost limit) Monitor, 20
Power Monitor, 16	read_iod_bist
read_max_socket_power_limit, 17	Dram and other features Query, 30
read_socket_power, 16	read_lclk_dpm_level_range
read_socket_power_limit, 17	esmi_mailbox.h, 119
processor_info, 77	read_max_socket_power_limit
Prochot, 26	Power Monitor, 17
read_prochot_residency, 26	read_max_tdp
read prochot status, 26	Current, Min, Max TDP, 24
pstate_freq, 78	read_max_threads_per_l3
//	SB-RMI CPUID Register Access, 41
ras_df_err_chk, 78	read_min_tdp
ras_df_err_dump, 79	Current, Min, Max TDP, 25
input, 79	read_nbio_error_logging_register
ras_override_delay, 79	Dram and other features Query, 30
ras_rt_err_req_type, 80	read_ppin_fuse
ras_rt_valid_err_inst, 81	esmi_mailbox.h, 125
read_bios_boost_fmax	read_prochot_residency
Performance (Boost limit) Monitor, 20	Prochot, 26
read_bmc_control_pcie_gen5_rate	
	read prochot status
esmi_mailbox.h, 117	read_prochot_status Prochot, 26

esmi_mailbox.h, 110	SBTSI Register Read Byte Protocol, 55
read_pwr_current_active_freq_limit_socket	read_sbtsi_hitempint
esmi_mailbox.h, 109	SBTSI Register Read Byte Protocol, 52
read_pwr_svi_telemetry_all_rails	read_sbtsi_lotempdecimal
esmi_mailbox.h, 110	SBTSI Register Read Byte Protocol, 56
read_rapl_core_energy_counters	read_sbtsi_lotempint
esmi_mailbox.h, 117	SBTSI Register Read Byte Protocol, 53
read_rapl_pckg_energy_counters	read_sbtsi_manufid
esmi_mailbox.h, 118	SBTSI Register Read Byte Protocol, 57
read_ras_df_err_dump	read_sbtsi_max_hbm_temp
esmi_mailbox.h, 121	tsi_mi300.h, 162
read_ras_df_err_validity_check	read_sbtsi_max_hbm_temp_dec
esmi_mailbox.h, 120	tsi_mi300.h, 160
read_rtc	read_sbtsi_max_hbm_temp_int
esmi_mailbox.h, 126	tsi_mi300.h, 160
read_sbrmi_alert_mask	read_sbtsi_revision
SB-RMI Register Read Byte Protocol, 45	SBTSI Register Read Byte Protocol, 58
read_sbrmi_alert_status	read_sbtsi_status
SB-RMI Register Read Byte Protocol, 44	SBTSI Register Read Byte Protocol, 51
read_sbtsi_alertconfig	read_sbtsi_timeoutconfig
SBTSI Register Read Byte Protocol, 57	SBTSI Register Read Byte Protocol, 56
read_sbtsi_alertthreshold	read_sbtsi_updaterate
SBTSI Register Read Byte Protocol, 56	SBTSI Register Read Byte Protocol, 52
read_sbtsi_config	read_smu_fw_ver
SBTSI Register Read Byte Protocol, 51	esmi_mailbox.h, 127
read_sbtsi_configwrite	read_socket_c0_residency
SBTSI Register Read Byte Protocol, 53	Dram and other features Query, 32
read_sbtsi_cpuinttemp	read_socket_freq_range
SBTSI Register Read Byte Protocol, 50	esmi_mailbox.h, 111
read_sbtsi_cputempdecimal	read_socket_power
SBTSI Register Read Byte Protocol, 54	Power Monitor, 16
read_sbtsi_cputempoffdec	read_socket_power_limit
SBTSI Register Read Byte Protocol, 55	Power Monitor, 17
read_sbtsi_cputempoffint	read_tdp
SBTSI Register Read Byte Protocol, 54	Current, Min, Max TDP, 24
read_sbtsi_cputempoffset	read_ucode_revision
SBTSI Register Read Byte Protocol, 63	esmi_mailbox.h, 120
read_sbtsi_hbm_alertthreshold	read_vddio_mem_power
tsi_mi300.h, 163	Dram and other features Query, 29
read_sbtsi_hbm_hi_temp_dec_th	reset_on_sync_flood
tsi_mi300.h, 158	esmi_mailbox.h, 121
read_sbtsi_hbm_hi_temp_int_th	rmi_mailbox_mi300.h, 137
tsi_mi300.h, 157	clear_statistics, 152
read_sbtsi_hbm_hi_temp_th	get_act_gfx_freq_cap, 146
tsi_mi300.h, 158	get_alarms, 144
read_sbtsi_hbm_lo_temp_dec_th	get_bist_results, 151
tsi_mi300.h, 159	get_clk_freq_limits, 150
read_sbtsi_hbm_lo_temp_int_th	get_curr_xgmi_pstate, 153
tsi_mi300.h, 159	get_die_hotspot_info, 147
read_sbtsi_hbm_lo_temp_th	get_die_type, 152
tsi_mi300.h, 162	get_energy_accum_with_timestamp, 143
read_sbtsi_hbm_temp	get_hbm_dev_info, 154
tsi_mi300.h, 163	get_hbm_temperature, 150
read_sbtsi_hbm_temp_dec	get_hbm_throttle, 149
tsi_mi300.h, 161	get_host_status, 148
read_sbtsi_hbm_temp_int	get_link_info, 145
tsi_mi300.h, 161	get_max_mem_bw_util, 148
read_sbtsi_hitempdecimal	get_max_min_gfx_freq, 145

get_max_operating_temp, 153	sbtsi_get_config, 59
get_mclk_fclk_pstates, 141	sbtsi_get_cputemp, 58
get_mem_hotspot_info, 147	sbtsi_get_hitemp_threshold, 62
get_pciestats, 155	sbtsi_get_lotemp_threshold, 63
get_psn, 144	sbtsi_get_temp_status, 59
get_slow_down_temp, 154	sbtsi_get_timeout, 60
get_sockets_in_system, 151	sbtsi_set_alert_config, 64
get_statistics, 151	sbtsi_set_alert_threshold, 64
get_svi_rail_telemetry, 146	sbtsi_set_configwr, 60
get_xcc_idle_residency, 143	sbtsi_set_hitemp_threshold, 61
get_xgmi_pstates, 142	sbtsi_set_lotemp_threshold, 62
set_gfx_core_clock, 140	sbtsi_set_timeout_config, 61
set_hbm_throttle, 149	write_sbtsi_cputempoffset, 64
set_mclk_fclk_max_pstate, 140	write_sbtsi_updaterate, 52
set_xgmi_pstate, 141	sbtsi_get_config
unset_xgmi_pstate, 142	SBTSI Register Read Byte Protocol, 59
run_time_err_d_in, 81	sbtsi_get_cputemp
run_time_threshold, 82	· · ·
err type, 82	SBTSI Register Read Byte Protocol, 58
011_typ0, 02	sbtsi_get_hitemp_threshold
SB-RMI CPUID Register Access, 38	SBTSI Register Read Byte Protocol, 62
esmi_oob_cpuid, 38	sbtsi_get_lotemp_threshold
esmi_oob_cpuid_eax, 39	SBTSI Register Read Byte Protocol, 63
esmi_oob_cpuid_ebx, 39	sbtsi_get_temp_status
esmi_oob_cpuid_ecx, 40	SBTSI Register Read Byte Protocol, 59
esmi_oob_cpuid_edx, 41	sbtsi_get_timeout
read_max_threads_per_I3, 41	SBTSI Register Read Byte Protocol, 60
SB-RMI Mailbox Service, 15	sbtsi_set_alert_config
SB-RMI Register Read Byte Protocol, 43	SBTSI Register Read Byte Protocol, 64
clear_sbrmi_ras_status, 45	sbtsi_set_alert_threshold
esmi_get_threads_per_socket, 46	SBTSI Register Read Byte Protocol, 64
read_sbrmi_alert_mask, 45	sbtsi_set_configwr
read_sbrmi_alert_status, 44	SBTSI Register Read Byte Protocol, 60
thread_en_reg_v10, 46	sbtsi_set_hbm_alert_threshold
SB RMI Read Processor Register Access, 37	tsi_mi300.h, 164
esmi_oob_read_msr, 37	sbtsi_set_hitemp_threshold
sbrmi_inbnd_msg	SBTSI Register Read Byte Protocol, 61
apml.h, 86	sbtsi set lotemp threshold
sbrmi_xfer_msg	SBTSI Register Read Byte Protocol, 62
apml.h, 92	sbtsi_set_timeout_config
SBTSI Register Read Byte Protocol, 48	SBTSI Register Read Byte Protocol, 61
read sbtsi alertconfig, 57	sbtsi xfer msg
read_sbtsi_alertthreshold, 56	apml.h, 92
read_sbtsi_config, 51	set_bmc_ras_err_threshold
read_sbtsi_configwrite, 53	esmi_mailbox.h, 124
<del>-</del>	set_bmc_ras_oob_config
read_sbtsi_cpuinttemp, 50	esmi_mailbox.h, 124
read_sbtsi_cputempdecimal, 54	set_cpu_rail_iso_freq_policy
read_sbtsi_cputempoffdec, 55	esmi_mailbox.h, 128
read_sbtsi_cputempoffint, 54	
read_sbtsi_cputempoffset, 63	set_dfc_enable
read_sbtsi_hitempdecimal, 55	esmi_mailbox.h, 129
read_sbtsi_hitempint, 52	set_gfx_core_clock
read_sbtsi_lotempdecimal, 56	rmi_mailbox_mi300.h, 140
read_sbtsi_lotempint, 53	set_hbm_throttle
read_sbtsi_manufid, 57	rmi_mailbox_mi300.h, 149
read_sbtsi_revision, 58	set_mclk_fclk_max_pstate
read_sbtsi_status, 51	rmi_mailbox_mi300.h, 140
read_sbtsi_timeoutconfig, 56	set_sbtsi_hbm_alertconfig
read_sbtsi_updaterate, 52	tsi_mi300.h, 164

```
set_xgmi_pstate
                                                      write_esb_boost_limit
    rmi_mailbox_mi300.h, 141
                                                           Out-of-band Performance (Boost limit) Control, 22
                                                      write esb boost limit allcores
set_xgmi_pstate_range
                                                           Out-of-band Performance (Boost limit) Control, 22
    esmi_mailbox.h, 128
statistics, 82
                                                      write_gmi3_link_width_range
svi port domain, 83
                                                           esmi mailbox.h, 113
                                                      write Iclk dpm level range
temp refresh rate, 83
                                                           esmi mailbox.h, 115
thread_en_reg_v10
                                                       write pwr efficiency mode
     SB-RMI Register Read Byte Protocol, 46
                                                           esmi mailbox.h, 118
tsi mi300.h, 155
                                                      write sbtsi cputempoffset
    get_sbtsi_hbm_alertconfig, 164
                                                           SBTSI Register Read Byte Protocol, 64
    read_sbtsi_hbm_alertthreshold, 163
                                                      write_sbtsi_hbm_hi_temp_th
    read_sbtsi_hbm_hi_temp_dec_th, 158
                                                           tsi mi300.h, 157
    read sbtsi hbm hi temp int th, 157
                                                      write_sbtsi_hbm_lo_temp_th
    read_sbtsi_hbm_hi_temp_th, 158
                                                           tsi_mi300.h, 159
    read_sbtsi_hbm_lo_temp_dec_th, 159
                                                      write sbtsi updaterate
    read sbtsi hbm lo temp int th, 159
                                                           SBTSI Register Read Byte Protocol, 52
    read sbtsi hbm lo temp th, 162
                                                      write_socket_power_limit
    read_sbtsi_hbm_temp, 163
                                                           Power Control, 19
    read_sbtsi_hbm_temp_dec, 161
                                                      write xgmi link width range
    read sbtsi hbm temp int, 161
                                                           esmi mailbox.h, 113
    read_sbtsi_max_hbm_temp, 162
                                                      xgmi_speed_rate_n_width, 84
    read_sbtsi_max_hbm_temp_dec, 160
    read_sbtsi_max_hbm_temp_int, 160
    sbtsi_set_hbm_alert_threshold, 164
    set_sbtsi_hbm_alertconfig, 164
    write_sbtsi_hbm_hi_temp_th, 157
    write sbtsi hbm lo temp th, 159
unset xgmi pstate
    rmi mailbox mi300.h, 142
using CPUID Register Access, 34
    esmi_get_logical_cores_per_socket, 35
    esmi get processor info, 35
    esmi_get_threads_per_core, 35
    esmi_get_vendor_id, 34
validate_apml_dependency
    apml.h, 94
validate sbrmi module
    apml.h, 93
validate sbtsi module
    apml.h, 93
write apb disable
    esmi_mailbox.h, 114
write apb enable
    esmi mailbox.h, 114
write_bmc_pcie_config
    esmi_mailbox.h, 127
write bmc report dimm power
    esmi mailbox.h, 105
write_bmc_report_dimm_thermal_sensor
    esmi mailbox.h, 105
write df pstate range
    esmi mailbox.h, 119
write_dram_throttle
     Dram and other features Query, 29
```