
EECS151/251A Introduction to Digital Design and ICs

Lecture 7: FSM & RISC-V Intro Sophia Shao





Intel Launches \$1 Billion Fund to Build a Foundry Innovation Ecosystem

SANTA CLARA, Calif.--(BUSINESS WIRE)-- What's New: Intel today announced a new \$1 billion fund to support early-stage startups and established companies building disruptive technologies for the foundry ecosystem. A collaboration between Intel Capital and Intel Foundry Services (IFS), the fund will prioritize investments in capabilities that accelerate foundry customers' time to market – spanning intellectual property (IP), software tools, innovative chip architectures and advanced packaging technologies. Intel also announced partnerships with several companies aligned with this fund and focused on key strategic industry inflections: enabling modular products with an open chiplet platform and supporting design approaches that leverage multiple instruction set architectures (ISAs), spanning x86, Arm and RISC-V.

https://www.intc.com/news-events/press-releases/detail/1525/intel-launches-1-billion-fund-to-build-a-foundry




• Finite State Machine

- Introduction
- Moore vs Mealy FSM
- FSM in Verilog
- RISC-V
 - Introduction
 - Datapath Elements


Moore vs Mealy FSMs

- Next state is always determined by current state and inputs
- Differ in output logic:
 - Moore FSM: outputs depend only on current state
 - Mealy FSM: outputs depend on current state and inputs






Mealy FSM





Example: Edge Detector

- Input:
 - A bit stream that is received one bit at a time.
- Output:
 - 0/1
- Circuit:
 - Asserts its output to be true when the input bit stream changes from 0 to 1.




Moore vs Mealy 000111010 Edge Edge Found **Bitstream** Detector IN=0 ZERO N=0 OUT=0 IN=1 IN=0 CHANGE OUT=1 IN=1 ONE OUT=0 IN=1 NS_1 FF PS₁ OUT NS_0 PS_0 IN-







Edge Detection Timing Diagrams



- Solution A (Moore): both edges of output follow the clock
- Solution B (Mealy): output rises with input rising edge and is asynchronous wrt the clock, output falls synchronous with next clock edge





FSM Comparison

Solution A


Moore Machine

- output function only of current state
- maybe <u>more</u> states (why?)
- synchronous outputs
 - Input glitches not send at output
 - one cycle "delay"
 - full cycle of stable output

Solution B


Mealy Machine

- output function of both current = & input
- maybe fewer states
- asynchronous outputs
- if input glitches, so does output
- output immediately available
- output may not be stable long enough to be useful (below):



If output of Mealy FSM goes through combinational logic before being registered, the CL might delay the signal and it could be missed by the clock edge (or violate set-up time requirement)

Quiz: Which of the diagrams are Moore machines?




A. AC

B. BD

C. AD

D. BC





• Finite State Machine


- Introduction
- Moore vs Mealy FSM
- FSM in Verilog
- RISC-V
 - Introduction
 - Datapath Elements

Implement FSM with Verilog

- Specify circuit function
- Draw state transition diagram
- Write down symbolic state transition table
- Assign encodings (bit patterns) to symbolic states
- Code as Verilog behavioral description
 - Use parameters to represent encoded states
 - Use separate always blocks for register assignment and combinational logic block
 - Use case statement for combinational logic.
 - Within each case section (state), assign outputs and next state based on inputs
 - Moore: outputs only dependent on states not on inputs


Finite State Machine in Verilog

State Transition Diagram



Holds a symbol to keep track of which bubble the FSM is in.

Circuit Diagram



CL functions to determine output value and next state based on input and current state.

out = f(in, current state)

next state = f(in, current state)

Finite State Machine in Verilog

```
module FSM1(clk, rst, in, out);
input clk, rst;
                                                           in=0
                   Must use reset to force
input in;
                      to initial state.
output out;
// Defined state encoding:
parameter IDLE = 2'b00;
                             Constants local to
parameter S0 = 2'b01;
                                this module.
parameter S1 = 2'b10;
reg out; out not a register, but assigned in always block
                                                    Combinational logic
reg [1:0] current state, next state;
                                               ----- signals for transition.
       The register to hold the "state" of the FSM.
// always block for state register
always @(posedge clk)
   if (rst) current state <= IDLE;</pre>
   else current state <= next state;</pre>
```

in=0 in=0 in=0 in=1 S0 out=0 out=1 out=1

A separate always block should be used for combination logic part of FSM. Next state and output generation. (Always blocks in a design work in parallel.)

Finite State Machine in Verilog (cont.)

```
// always block for combinational logic portion
always @(*)
                                                                      in=0
case (current state)
// For each state def output and next
  IDLE
         : begin
           out = 1'b0;
                                                                           S0
           if (in == 1'b1) next state = S0;
           else next state = IDLE;
                                                                         out=0
         end
                                                Each state becomes
  S0
         : begin
                                                   a case clause.
           out = 1'b0;
           if (in == 1'b1) next state = S1;
           else next state = IDLE;
                                                         For each state define:
         end
                                                            Output value(s)
  S1
         : begin----
          _out = 1'b1;
                                                   State transition
          if (in == 1'b1) next state = S1;
          |else next state = IDLE;
      _end_,
 default: begin
        next state = IDLE;
        out = 1'b0;
                             ------Use "default" to cover unassigned state. Usually
       end
                                         unconditionally transition to reset state.
endcase
endmodule
```

Moore or

Mealy?

Edge Detector Example

Moore Machine

```
always @(posedge clk)
               if (rst) cs <= ZERO;
               else cs <= ns;
           always @(*)
               case (cs)
                 ZERO: begin
      IN=0
                     out = 1'b0;
                     if (in) ns = CHANGE;
     ZERO
                            else ns = ZERO;
             IN=0
    OUT=0
                   end
                 CHANGE: begin
IN=1
                      out = 1'b1;
         IN=0
                      if (in) ns = ONE;
                      else ns = ZERO;
    CHANGE
                    end
    OUT=1
                    ONE: begin
                      out = 1'b0;
    IN=1
                      if (in) ns = ONE;
                      else ns = ZERO;
     ONE
                 default: begin
    OUT=0
                      out = 1'bx;
                      ns = default;
                     end
      IN=1
```

Mealy Machine

```
always @ (posedge clk)
                   if (rst) cs <= ZERO;
                   else cs <= ns;
              always @(*)
IN=0
                   case (cs)
OUT=0
                     ZERO: if (in) begin
                            out = 1'b1:
       ZERO
                            ns = ONE;
                          end
                      else begin
 IN=1
                         out = 1'b0;
OUT=1
                IN=0
               OUT=0
                        ns = ZERO;
                      end
        ONE
                     ONE: if (in) begin
                      out = 1^{\prime}b0;
                IN=1
               OUT=0 ns = ONE;
                      end
                     else begin
                       out = 1'b0;
                       ns = ZERO;
                      end
                     default: begin
                          out = 1'bx;
                          ns = default;
                         end
```

Summary

- Sequential logic:
 - Memory: the outputs depend on both current and previous values of the inputs.
- Finite State Machine:
 - Registers to store current states
 - Combinational logic:
 - Compute the next state
 - Compute the outputs
- Moore vs Mealy FSM:
 - Moore: Outputs depend only on current state
 - Mealy: Outputs depend on current state and inputs

Administrivia

- Mega-thread for each lab on Piazza.
 - Share your understanding (but not your design).
- Lab 4 starts this week.
 - Will be a 2-week lab.
- Homework 2 due this week.
- Homework 3 out.
- Midterm:
 - 3/1, Tuesday, in class.
 - Review session will be organized.



• Finite State Machine

- Introduction
- Moore vs Mealy FSM
- FSM in Verilog
- RISC-V
 - Introduction
 - Datapath Elements

Berkeley RISC-V ISA


www.riscv.org

- An open, license-free ISA
 - Runs GCC, LLVM, Linux distributions, ...
 - RV32, RV64, and RV128 variants for 32b, 64b, and 128b address spaces
- Originally developed for teaching classes at Berkeley, now widely adopted
- Base ISA only ~40 integer instructions
- Extensions provide full general-purpose ISA, including IEEE-754/2008 floating-point
- Designed for extension, customization
- Developed at UC Berkeley, now maintained by RISC-V Foundation
- Open and commercial implementations
- RISC-V ISA, datapath, and control covered in CS61C; summarized here




RISC-V Processor Design

Spec: Unprivileged ISA, RV32I (and a look at RV64I)



- Tests provided as a part of the project
- Architecture: Single-cycle and pipelined in-order processor
 - Expanded from CS61C

One-Instruction-Per-Cycle RISC-V Machine



- On every tick of the clock, the computer executes one instruction
- Current state outputs drive the inputs to the combinational logic, whose outputs settles at the values of the state before the next clock edge
- At the rising clock edge, all the state elements are updated with the combinational logic outputs, and execution moves to the next clock cycle

State Required by RV32I ISA

Each instruction reads and updates this state during execution:

- Registers (x0..x31)
 - Register file (regfile) Reg holds 32 registers x 32 bits/register: Reg[0]..Reg[31]
 - First register read specified by rs1 field in instruction
 - Second register read specified by rs2 field in instruction
 - Write register (destination) specified by rd field in instruction
 - x0 is always 0 (writes to Reg[0] are ignored)
- Program counter (PC)
 - Holds address of current instruction
- Memory (**MEM**)
 - Holds both instructions & data, in one 32-bit byte-addressed memory space
 - We'll use separate memories for instructions (**IMEM**) and data (**DMEM**)
 - These are placeholders for instruction and data caches
 - Instructions are read (fetched) from instruction memory
 - Load/store instructions access data memory

Stages of the Datapath: Overview

Problem:

 A single, "monolithic" CL block that "executes an instruction" (performs all necessary operations beginning with fetching the instruction and completing with the register access) is be too bulky and inefficient


Solution:

- Break up the process of "executing an instruction" into stages, and then connect the stages to create the whole datapath
 - smaller stages are easier to design
 - easy to optimize (change) one stage without touching the others (modularity)

Five Stages of the Datapath


- Stage 1: Instruction Fetch (IF)
- Stage 2: Instruction Decode (ID)
- Stage 3: Execute (EX) ALU (Arithmetic-Logic Unit)
- Stage 4: Memory Access (MEM)
- Stage 5: Write Back to Register (WB)

Basic Phases of Instruction Execution




Datapath Components: Combinational

Combinational Elements



Datapath Elements: State and Sequencing (1/4)

Register




always @ (posedge clk) if (wen) dataout <= datain;</pre> endmodule

- Write Enable:
 - Negated (or deasserted) (0): Data Out will not change
 - Asserted (1): Data Out will become Data In on positive edge of clock

Datapath Elements: State and Sequencing (2/4)

- Register file (regfile, RF) consists of 32 registers:
 - Two 32-bit output busses: busA and busB
 - One 32-bit input bus: busW
 - x0 is wired to 0
- Register is selected by:

 - RA (number) selects the register to put on busA (data)
 RB (number) selects the register to put on busB (data)
 RW (number) selects the register to be written via busW (data) when Write Enable is 1
- Clock input (clk)
 - Clk input is a factor ONLY during write operation
 - During read operation, behaves as a combinational logic block:
 - RA or RB valid ⇒ busA or busB valid after "access time."



Datapath Elements: State and Sequencing (3/4)

Reg file in Verilog

```
Write Enable 5 5
                                            busA
module rv32i regs (
                            busW
                                   32 x 32-bit
   input clk, wen,
                                    Registers
                                            busB.
   input [4:0] rw,
                            Clk
   input [4:0] ra,
   input [4:0] rb,
   input [31:0] busw,
   output [31:0] busa,
   output [31:0] busb
   reg [31:0] regs [0:31];
   always @ (posedge clk)
       if (wen) regs[rw] <= busw;</pre>
   assign busa = (ra == 5'd0) ? 32'd0: regs[ra];
   assign busb = (rb == 5'd0) ? 32'd0: regs[rb];
endmodule
```

How does RV64I register file look like?


XLEN-1				(
		/	zero	
	x1			
	x2			
	x3			
	x4			
	x5			
	x6			
	x7			
	x8			
	х9			
х	10			
	11			
x	12			
x	13			
x	14			
x	15			
x	16			
x	17			
х	18			
х	19			
х	20			
х	21			
	22			
x	23			
x	24			
х	25			
х	26			
х	27			
х	28			
х	29			
	30			
	31			
	LE	N		
XLEN-1				(

RWRA RB

Datapath Elements: State and Sequencing (4/4)

- "Magic" memory
 - One input bus: Data In
 - One output bus: Data Out
- Memory word is found by:
 - For Read: Address selects the word to put on Data Out
 - For Write: Set Write Enable = 1: address selects the memory word to be written via the Data In bus
- Clock input (CLK)
 - CLK input is a factor ONLY during write operation
 - During read operation, behaves as a combinational logic block: Address valid

 Data Out valid after "access time"
- Real memory later in the class





• Finite State Machine

- Introduction
- Moore vs Mealy FSM
- FSM in Verilog
- RISC-V
 - Introduction
 - Datapath Elements

Summary

- State machines:
 - Specify circuit function
 - Draw state transition diagram
 - Write down symbolic state-transition table
 - Assign encodings (bit patterns) to symbolic states
 - Code as Verilog behavioral description
- RISC-V processor
 - A large state machine
 - Datapath + control