

Assignment 2

Ameer Ashraf Louly, G3

Q1:

1) Implement a N-bit ALU with the following specifications


Parameters:

- N: defines the ports width (default is 4)
- OPCODE: defines the operation to be done (default is 0)

Ports:

- In0 (Width: N)
- In1 (Width: N)
- Out (Width: N)

Inputs		Outputs
Opcode		Operation
0	0	Addition
0	1	OR
1	0	Subtraction (in0-in1)
1	1	XOR



After designing the ALU, create 4 testbenches where each testbench will verify different parameter configurations as follows:

- Testbench 1: N=4 & OPCODE = 0
- Testbench 1: N=4 & OPCODE = 1
- Testbench 1: N=4 & OPCODE = 2
- Testbench 1: N=4 & OPCODE = 3



```
1  module ALUx(in0, in1, out);
2
3      parameter N = 4;
4      parameter OPCODE = 0;
5      input [N - 1:0] in0, in1;
6      output reg [N - 1:0] out;
7
8      always @(*) begin
9          casex(OPCODE)
10             2'h0: out = in0 + in1;
11             2'h1: out = in0 | in1;
12             2'h2: out = in0 - in1;
13             2'h3: out = in0 ^ in1;
14          endcase
15      end
16
17  endmodule
```



```
1  module ALUx_tb1();
2      reg [4 - 1:0] in0, in1, out_expected;
3      wire [3:0] out_dut;
4
5      ALUx #(4, 0) ALU_dut(in0, in1, out_dut);
6
7      initial begin
8          in0 = $random;
9          in1 = $random;
10
11          #10 // Delay
12
13          out_expected = in0 + in1;
14
15          if(out_dut != out_expected) begin
16              $display("Incorrect Addition Value Value");
17              $stop;
18          end // End of If condition
19      end // End of For initial Block
20
21      initial begin
22          $monitor("in0 = %b, in1 = %b, out_dut = %b, test_dut = %d", in0, in1, out_dut, out_expected);
23      end
24  endmodule
```

```

1  module ALUx_tb2();
2      reg [4 - 1:0] in0, in1, out_expected;
3      wire [3:0] out_dut;
4
5      ALUx #(4, 1) ALU_dut(in0, in1, out_dut);
6
7      initial begin
8          in0 = $random;
9          in1 = $random;
10
11         #10 // Delay
12
13         out_expected = in0 | in1;
14
15         if(out_dut != out_expected) begin
16             $display("Incorrect Addition Value Value");
17             $stop;
18         end // End of If condition
19     end // End of For initial Block
20
21     initial begin
22         $monitor("in0 = %b, in1 = %b, out_dut = %b, test_dut = %d", in0, in1, out_dut, out_expected);
23     end
24 endmodule

```

```

1  module ALUx_tb3();
2      reg [4 - 1:0] in0, in1, out_expected;
3      wire [3:0] out_dut;
4
5      ALUx #(4, 2) ALU_dut(in0, in1, out_dut);
6
7      initial begin
8          in0 = $random;
9          in1 = $random;
10
11         #10 // Delay
12
13         out_expected = in0 - in1;
14
15         if(out_dut != out_expected) begin
16             $display("Incorrect Addition Value Value");
17             $stop;
18         end // End of If condition
19     end // End of For initial Block
20
21     initial begin
22         $monitor("in0 = %b, in1 = %b, out_dut = %b, test_dut = %d", in0, in1, out_dut, out_expected);
23     end
24 endmodule

```

```
1 module ALUx_tb4();
2     reg [4 - 1:0] in0, in1, out_expected;
3     wire [3:0] out_dut;
4
5     ALUx #(4, 3) ALU_dut(in0, in1, out_dut);
6
7     initial begin
8         in0 = $random;
9         in1 = $random;
10
11         #10 // Delay
12
13         out_expected = in0 ^ in1;
14
15         if(out_dut != out_expected) begin
16             $display("Incorrect Addition Value Value");
17             $stop;
18         end // End of If condition
19     end // End of For initial Block
20
21     initial begin
22         $monitor("in0 = %b, in1 = %b, out_dut = %b, test_dut = %d", in0, in1, out_dut, out_expected);
23     end
24 endmodule
```

Q2:


- 2) Modify on question 1 design so that the output "out" is evaluated with the positive edge of a register as follows

Parameters:

- N: defines the ports width (default is 4)
- OPCODE: defines the operation to be done (default is 0)

Ports:





- In0 (Width: N)
- In1 (Width: N)
- Out (Width: N)
- Clk (new port added)
- Rst (new port added)
 - Active high synchronous reset



```


1  module ALUX(in0, in1, out, clk, rst);
2
3      parameter N = 4;
4      parameter OPCODE = 0;
5
6      input clk, rst;
7      input [N - 1:0] in0, in1;
8      output reg [N - 1:0] out;
9
10     always @(posedge clk) begin
11         if(rst)
12             out = 0;
13         else begin
14             casex(OPCODE)
15                 2'h0: out <= in0 + in1;
16                 2'h1: out <= in0 | in1;
17                 2'h2: out <= in0 - in1;
18                 2'h3: out <= in0 ^ in1;
19             endcase
20         end
21     end
22
23 endmodule

```



Q3:

- 3) Implement Data Latch with active low Clear. No testbench is needed.



Input	Output
CLR, D, G	Q

Truth Table

CLR	G	D	Q
0	X	X	0
1	0	X	Q
1	1	D	D



```
1 module data_latch(D, G, CLR, Q);
2     input D, G, CLR;
3     output reg Q;
4
5     always @(*) begin
6         if(~CLR)
7             Q <= 0;
8         else
9             Q <= D;
10    end // End of Always statement
11 endmodule
```

Q4:

- 4) Implement the following latch as specified below. No testbench is needed.

Parameters

LAT_WIDTH: Determine the width of input data and output q

Ports

Name	Type	Description
aset	Input	Asynchronous set input. Sets q[] output to 1.
data[]		Data Input to the D-type latch with width LAT_WIDTH
gate		Latch enable input
aclr		Asynchronous clear input. Sets q[] output to 0.
q[]	Output	Data output from the latch with with LAT_WIDTH

If both aset and aclr are both asserted, aclr is dominant. aset signals sets **all** output bits to 1.

```
1  module latch4(aset, data, gate, aclr, q);
2      parameter LAT_WIDTH;
3      input [LAT_WIDTH - 1 : 0] data;
4      input aset, gate, aclr;
5      output reg [LAT_WIDTH - 1 : 0] q;
6
7      always @(*) begin
8          if (aclr)
9              q <= 0;
10         else if (aset)
11             q <= {LAT_WIDTH {1'b1}};
12         else if (gate)
13             q <= data;
14     end
15
16 endmodule
```


Q5:

- A. Implement T-type (toggle) Flipflop with active low asynchronous reset (forces q to 0 and forces qbar to 1). T-Flipflop has input t, when t input is high the outputs toggle else the output values do not change. No testbench is needed.
- Inputs: t, rstn, clk
 - Outputs: q, qbar
- B. Implement Asynchronous D Flip-Flop with Active low reset (forces q to 0 and forces qbar to 1). No testbench is needed.
- Inputs: d, rstn, clk
 - Outputs: q, qbar
- C. Implement a parameterized asynchronous FlipFlop with Active low reset with the following specifications.
- Inputs: d, rstn , clk
 - Outputs: q, qbar
 - Parameter: FF_TYPE that can take two valid values, DFF or TFF. Default value = "DFF". Design should act as DFF if FF_TYPE = "DFF" and act as TFF if FF_TYPE = "TFF". When FF_TYPE equals "DFF", d input acts as the data input "d", and when FF_TYPE equals "TFF", d input acts the toggle input "t".
 - No testbench is needed.

```
1 module tff(t, rstn, clk, q, qbar);
2     input t, rstn, clk;
3     output reg q, qbar;
4
5     always @(posedge clk or negedge rstn) begin
6         if(~rstn) begin
7             q <= 0;
8             qbar <= 1;
9         end
10        else if(t) begin
11            q <= qbar;
12            qbar <= q;
13        end
14    end
15 endmodule
16
17 module dff(d, rstn, clk, q, qbar);
18     input d, rstn, clk;
19     output reg q, qbar;
20
21     always @(posedge clk or negedge rstn) begin
22         if(~rstn) begin
23             q <= 0;
24             qbar <= 1;
25         end
26         else begin
27             q <= d;
28             qbar <= ~d;
29         end
30    end
31 endmodule
32
33 module ff(d, rstn, clk, q, qbar);
34     parameter FF_TYPE = "DFF";
35     input d, rstn, clk;
36     output reg q, qbar;
37
38     generate
39         if(FF_TYPE == "DFF")
40             dff ff1(d, rstn, clk, q, qbar);
41         else if(FF_TYPE == "TFF")
42             tff ff2(d, rstn, clk, q, qbar);
43     endgenerate
44 endmodule
45
46
```