# Assignment 4

Ameer Ashraf Louly – G3

# Q1: ALSU

#### **RTL Code:**

```
module alsu_seq(A, B, opcode, cin, serial_in, direction, red_op_A, red_op_B,
bypass_A, bypass_B, clk, rst, out, leds);
    output reg [5:0] out;
    output reg [15:0] leds;
    parameter INPUT_PRIORITY = "A";
    parameter FULL_ADDER = "ON";
    input [2:0] A;
    input [2:0] B;
    input [2:0] opcode;
    input cin,
            serial_in,
            direction,
            red_op_A,
            red_op_B,
            bypass_A,
            bypass_B,
            clk,
            rst;
    reg Invalid_Case;
    reg cin_reg;
    reg serial_in_reg;
    reg direction_reg;
    reg red_op_A_reg;
    reg red_op_B_reg;
    reg bypass_A_reg;
    reg bypass_B_reg;
    reg [2:0] A_reg;
    reg [2:0] B_reg;
    reg [2:0] opcode_reg;
    // Inputs Always Block
    always @(posedge clk or posedge rst) begin
        if(rst) begin
            cin_reg <= 0;</pre>
            serial_in_reg <= 0;</pre>
            direction_reg <= 0;</pre>
            red_op_A_reg <= 0;</pre>
            red_op_B_reg <= 0;</pre>
            bypass_A_reg <= 0;</pre>
            bypass_B_reg <= 0;</pre>
```

```
A_reg <= 0;
        B reg <= 0;
        opcode_reg <= 0;
    else begin
        cin reg <= cin;</pre>
        serial_in_reg <= serial_in;</pre>
        direction_reg <= direction;</pre>
        red_op_A_reg <= red_op_A;</pre>
        red_op_B_reg <= red_op_B;</pre>
        bypass_A_reg <= bypass_A;</pre>
        bypass_B_reg <= bypass_B;</pre>
        A_reg <= A;
        B_reg <= B;
        opcode_reg <= opcode;</pre>
// LEDs Always Block
always @(posedge clk or posedge rst) begin
    if(rst)
        leds <= 0;
    else if(Invalid_Case == 1)
        leds <= ~leds;</pre>
    else
        leds <= 0;
always @(posedge clk or posedge rst) begin
    if(rst) begin
        out <= 0;
    else if(bypass_A_reg || bypass_B_reg) begin
        if(bypass_A_reg && bypass_B_reg) begin
             if(INPUT_PRIORITY == "A")
                 out <= A_reg;
             if(INPUT_PRIORITY == "B")
                 out <= B_reg;</pre>
        else if(bypass_A_reg)
             out <= A_reg;</pre>
        else if(bypass_B_reg)
             out <= B_reg;</pre>
    else begin
        case(opcode_reg)
             3'h0: begin
                 if(red_op_A_reg == 1 && red_op_B_reg == 1) begin
```

```
if(INPUT_PRIORITY == "A")
             out <= &A reg;
         else if(INPUT PRIORITY == "B")
             out <= &B_reg;</pre>
    end else if (red op A reg == 1)
        out <= &A reg;
    else if(red_op_B_reg == 1)
        out <= &B_reg;</pre>
    else begin
        out <= A_reg & B_reg;
    Invalid_Case <= 0;</pre>
3'h1: begin
    if(red_op_A_reg && red_op_B_reg) begin
         if(INPUT_PRIORITY == "A")
             out <= ^A_reg;
         else if(INPUT_PRIORITY == "B")
             out <= ^B_reg;</pre>
    else if (red_op_A_reg)
        out <= ^A_reg;</pre>
    else if(red_op_B_reg)
        out <= ^B_reg;</pre>
    else begin
        out <= A_reg ^ B_reg;
    Invalid_Case <= 0;</pre>
3'h2: begin
    if (red_op_A_reg || red_op_B_reg)
        Invalid_Case <= 1;</pre>
    else if(FULL_ADDER == "ON") begin
        out <= A_reg + B_reg + cin_reg;</pre>
         Invalid_Case <= 0;</pre>
    else if (FULL_ADDER == "OFF") begin
        out <= A_reg + B_reg;</pre>
        Invalid_Case <= 0;</pre>
3'h3: begin
    if (red_op_A_reg || red_op_B_reg)
        Invalid_Case <= 1;</pre>
    else begin
       out <= A_reg * B_reg;
```

```
Invalid_Case <= 0;</pre>
    3'h4: begin
         if (red_op_A_reg || red_op_B_reg)
              Invalid_Case <= 1;</pre>
         else if(direction_reg) begin
              out <= {out[4:0], serial_in_reg};</pre>
              Invalid_Case <= 0;</pre>
         else begin
              out <= {serial_in_reg, out[5:1]};</pre>
              Invalid_Case <= 0;</pre>
    3'h5: begin
         if (red_op_A_reg || red_op_B_reg)
              Invalid_Case <= 1;</pre>
         else if(direction_reg) begin
              out <= {out[4:0], out[5]};</pre>
              Invalid_Case <= 0;</pre>
         else begin
              out <= {out[0], out[5:1]};</pre>
              Invalid_Case <= 0;</pre>
    3'h6: Invalid_Case <= 1;</pre>
    3'h7: Invalid_Case <= 1;</pre>
endcase
```

## **Testbench Code:**

```
module alsu_tb();
    reg [2:0] A, B, opcode;
    reg cin,
        serial_in,
        direction,
        red_op_A,
        red_op_B,
        bypass_A,
        bypass_B,
        clk,
        rst;
    reg [5:0] out_expected;
    wire [5:0] out;
    wire [15:0] leds;
    alsu_seq DUT(A,
             Β,
             opcode,
             cin,
             serial_in,
             direction,
             red_op_A,
             red_op_B,
             bypass_A,
             bypass_B,
             clk,
             rst,
             out,
             leds);
    initial begin
        clk = 0;
        forever begin
            #1 clk = \sim clk;
    initial begin
        // Reset Functionality
        A = 0;
        B = 0;
        opcode = 0;
        cin = 0;
        serial_in = 0;
        direction = 0;
```

```
red_op_A = 0;
red op B = 0;
bypass_A = 0;
bypass_B = 0;
rst = 1;
repeat(2) @(negedge clk)
if(out != 0 && leds != 0) begin
    $display("Error - Reset");
    $exit;
// bypass functionality
rst = 0;
bypass_A = 1;
bypass B = 1;
repeat(50) begin
    A = $random;
    B = $random;
    opcode = $urandom_range(0, 5);
    out_expected = A;
    repeat(2) @(negedge clk);
    if(out != out_expected) begin
        $display("Error - Bypass");
        $exit;
rst = 1;
repeat(2) @(negedge clk)
// Opcode = 0 functionality
rst = 0;
A = 0;
B = 0;
bypass_A = 0;
bypass_B = 0;
opcode = 0;
repeat(2) @(negedge clk)
repeat(50) begin
    A = $random;
    B = $random;
    red op A = $random;
    red_op_B = $random;
    if(red_op_A && red_op_B)
        out_expected = &A;
    else if(red_op_A)
        out_expected = &A;
    else if(red op B)
```

```
out_expected = &B;
    else
        out expected = A & B;
    repeat(2) @(negedge clk);
    if(out != out expected) begin
        $display("Error - Opcode 0 AND");
        $exit;
// Opcode = 1 functionality
rst = 0;
A = 0;
B = 0;
opcode = 1;
repeat(2) @(negedge clk);
repeat(50) begin
    A = $random;
    B = $random;
    red_op_A = $random;
    red_op_B = $random;
    if(red_op_A && red_op_B)
        out_expected = ^A;
    else if(red_op_A)
        out_expected = ^A;
    else if(red_op_B)
        out_expected = ^B;
    else
        out expected = A ^ B;
    repeat(2) @(negedge clk);
    if(out != out_expected) begin
        $display("Error - Opcode 1 XOR");
        $exit;
// Opcode = 2 functionality
rst = 0;
A = 0;
B = 0;
opcode = 2;
red_op_A = 0;
red_op_B = 0;
repeat(2) @(negedge clk)
repeat(50) begin
   A = $random;
    B = $random;
   cin = $random;
```

```
out_expected = A + B + cin;
    repeat(2) @(negedge clk);
    if(out != out_expected) begin
        $display("Error - Opcode 2 ADD");
        $exit;
// Opcode = 3 functionality
rst = 0;
A = 0;
B = 0;
opcode = 3;
red_op_A = 0;
red op B = 0;
repeat(2) @(negedge clk)
repeat(50) begin
   A = $random;
    B = $random;
    out_expected = A * B;
    repeat(2) @(negedge clk);
    if(out != out_expected) begin
        $display("Error - Opcode 3 Multiply");
        $exit;
$display("Simulation Successful");
$display("Testing Invalid Case");
rst = 0;
A = 0;
B = 0;
opcode = 3;
red_op_A = 1;
red_op_B = 0;
repeat(100) @(negedge clk);
$exit;
```

#### Simulation:




Figure 1 Testing Reset




Figure 2 Opcode 0




Figure 3 Opcode 1




Figure 4 Opcode 2




Figure 5 Opcode 3




Figure 6 Invalid Case

# **Linting:**




Figure 7 Linting Messages

#### Do File:

```
vlib work

vlog ALSU.v ALSU_tb.v

vsim -voptargs=+acc work.alsu_tb

add wave *
add wave alsu_tb/DUT.A_reg
add wave alsu_tb/DUT.red_op_A_reg
add wave alsu_tb/DUT.Invalid_Case

run -all

quit -sim
```

# Vivado:

#### **Constraint File:**

```
## This file is a general .xdc for the Basys3 rev B board
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get_ports) according to the top
level signal names in the project
## Clock signal
set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports CLK]
create clock -period 10.000 -name sys clk pin -waveform {0.000 5.000} -add
[get_ports CLK]
## Switches
set_property -dict {PACKAGE_PIN V17 IOSTANDARD LVCMOS33} [get_ports {serial_in}]
set property -dict {PACKAGE PIN V16 IOSTANDARD LVCMOS33} [get ports {direction}]
set_property -dict {PACKAGE_PIN W16 IOSTANDARD LVCMOS33} [get_ports {bypass_B}]
set property -dict {PACKAGE_PIN W17 IOSTANDARD LVCMOS33} [get_ports {bypass_A}]
set_property -dict {PACKAGE_PIN W15 IOSTANDARD LVCMOS33} [get_ports {red_op_B}]
set_property -dict {PACKAGE_PIN V15 IOSTANDARD LVCMOS33} [get_ports {red_op_A}]
set_property -dict {PACKAGE_PIN W14 IOSTANDARD LVCMOS33} [get_ports {cin}]
set_property -dict {PACKAGE_PIN W13 IOSTANDARD LVCMOS33} [get_ports {B[2]}]
set_property -dict {PACKAGE_PIN V2 IOSTANDARD LVCMOS33} [get_ports {B[1]}]
set property -dict {PACKAGE PIN T3 IOSTANDARD LVCMOS33} [get ports {B[0]}]
```

```
set_property -dict { PACKAGE_PIN T2
                                     IOSTANDARD LVCMOS33 } [get_ports {A[2]}]
set property -dict { PACKAGE PIN R3
                                     set property -dict { PACKAGE PIN W2
                                     IOSTANDARD LVCMOS33 } [get_ports {A[0]}]
set_property -dict { PACKAGE PIN U1
                                     IOSTANDARD LVCMOS33 } [get_ports {opcode[2]}]
set property -dict { PACKAGE PIN T1
                                     IOSTANDARD LVCMOS33 } [get ports {opcode[1]}]
                                     IOSTANDARD LVCMOS33 } [get_ports {opcode[0]}]
set_property -dict { PACKAGE_PIN R2
## LEDs
set property -dict {PACKAGE PIN U16 IOSTANDARD LVCMOS33} [get ports {leds[0]}]
set_property -dict {PACKAGE_PIN E19 IOSTANDARD LVCMOS33} [get_ports {leds[1]}]
set_property -dict {PACKAGE_PIN U19 IOSTANDARD LVCMOS33} [get_ports {leds[2]}]
set property -dict {PACKAGE PIN V19 IOSTANDARD LVCMOS33} [get ports {leds[3]}]
set property -dict {PACKAGE PIN W18 IOSTANDARD LVCMOS33} [get ports {leds[4]}]
set_property -dict {PACKAGE_PIN U15 IOSTANDARD LVCMOS33} [get_ports {leds[5]}]
set_property -dict {PACKAGE_PIN U14 IOSTANDARD LVCMOS33} [get_ports {leds[6]}]
set_property -dict {PACKAGE_PIN V14 IOSTANDARD LVCMOS33} [get_ports {leds[7]}]
set_property -dict { PACKAGE_PIN V13
                                     IOSTANDARD LVCMOS33 } [get_ports {leds[8]}]
set_property -dict { PACKAGE_PIN V3
                                     IOSTANDARD LVCMOS33 } [get_ports {leds[9]}]
set_property -dict { PACKAGE_PIN W3
                                     IOSTANDARD LVCMOS33 } [get_ports {leds[10]}]
set_property -dict { PACKAGE_PIN U3
                                     IOSTANDARD LVCMOS33 } [get_ports {leds[11]}]
                                     IOSTANDARD LVCMOS33 } [get_ports {leds[12]}]
set_property -dict { PACKAGE_PIN P3
set_property -dict { PACKAGE_PIN N3
                                     IOSTANDARD LVCMOS33 } [get_ports {leds[13]}]
set_property -dict { PACKAGE_PIN P1
                                     IOSTANDARD LVCMOS33 } [get_ports {leds[14]}]
                                     IOSTANDARD LVCMOS33 } [get_ports {leds[15]}]
set_property -dict { PACKAGE_PIN L1
##7 Segment Display
#set_property -dict { PACKAGE_PIN W7
                                     IOSTANDARD LVCMOS33 } [get_ports {seg[0]}]
#set_property -dict { PACKAGE_PIN W6
                                     IOSTANDARD LVCMOS33 } [get_ports {seg[1]}]
                                     IOSTANDARD LVCMOS33 } [get_ports {seg[2]}]
#set_property -dict { PACKAGE_PIN U8
#set_property -dict { PACKAGE_PIN V8
                                     IOSTANDARD LVCMOS33 } [get_ports {seg[3]}]
#set_property -dict { PACKAGE_PIN U5
                                     IOSTANDARD LVCMOS33 } [get_ports {seg[4]}]
#set_property -dict { PACKAGE_PIN V5
                                     IOSTANDARD LVCMOS33 } [get_ports {seg[5]}]
#set_property -dict { PACKAGE_PIN U7
                                     IOSTANDARD LVCMOS33 } [get_ports {seg[6]}]
#set_property -dict { PACKAGE_PIN V7
                                     IOSTANDARD LVCMOS33 } [get_ports dp]
#set_property -dict { PACKAGE PIN U2
                                     IOSTANDARD LVCMOS33 } [get_ports {an[0]}]
#set_property -dict { PACKAGE_PIN U4
                                     IOSTANDARD LVCMOS33 } [get_ports {an[1]}]
#set_property -dict { PACKAGE PIN V4
                                     IOSTANDARD LVCMOS33 } [get_ports {an[2]}]
#set_property -dict { PACKAGE_PIN W4
                                     IOSTANDARD LVCMOS33 } [get_ports {an[3]}]
##Buttons
set_property -dict {PACKAGE_PIN U18 IOSTANDARD LVCMOS33} [get_ports rst]
                                      IOSTANDARD LVCMOS33 } [get_ports btnU]
#set_property -dict { PACKAGE_PIN T18
#set_property -dict { PACKAGE_PIN W19
                                      IOSTANDARD LVCMOS33 } [get_ports btnL]
```

```
##Pmod Header JA
#set_property -dict { PACKAGE_PIN J1
                                     IOSTANDARD LVCMOS33 } [get_ports
{JA[0]}; #Sch name = JA1
#set_property -dict { PACKAGE_PIN L2
                                      IOSTANDARD LVCMOS33 } [get_ports
{JA[1]}; #Sch name = JA2
#set_property -dict { PACKAGE_PIN J2
                                      IOSTANDARD LVCMOS33 } [get_ports
{JA[2]}; #Sch name = JA3
#set_property -dict { PACKAGE_PIN G2
                                      IOSTANDARD LVCMOS33 } [get_ports
{JA[3]}; \#Sch name = JA4
#set_property -dict { PACKAGE_PIN H1
                                      IOSTANDARD LVCMOS33 } [get_ports
{JA[4]}; #Sch name = JA7
#set_property -dict { PACKAGE PIN K2
                                      IOSTANDARD LVCMOS33 } [get_ports
{JA[5]}; #Sch name = JA8
#set_property -dict { PACKAGE_PIN H2
                                      IOSTANDARD LVCMOS33 } [get_ports
{JA[6]}; #Sch name = JA9
#set_property -dict { PACKAGE_PIN G3
                                     IOSTANDARD LVCMOS33 } [get_ports
{JA[7]}; \#Sch name = JA10
##Pmod Header JB
#set_property -dict { PACKAGE_PIN A14
                                       IOSTANDARD LVCMOS33 } [get_ports
{JB[0]}; #Sch name = JB1
#set_property -dict { PACKAGE_PIN A16
                                       IOSTANDARD LVCMOS33 } [get_ports
{JB[1]}; \#Sch name = JB2
#set_property -dict { PACKAGE_PIN B15
                                       IOSTANDARD LVCMOS33 } [get_ports
{JB[2]}; \#Sch name = JB3
#set_property -dict { PACKAGE_PIN B16
                                       IOSTANDARD LVCMOS33 } [get_ports
{JB[3]}; \#Sch name = JB4
#set_property -dict { PACKAGE_PIN A15
                                       IOSTANDARD LVCMOS33 } [get_ports
{JB[4]}; #Sch name = JB7
#set_property -dict { PACKAGE_PIN A17
                                       IOSTANDARD LVCMOS33 } [get_ports
{JB[5]}; \#Sch name = JB8
#set_property -dict { PACKAGE_PIN C15
                                       IOSTANDARD LVCMOS33 } [get_ports
{JB[6]}; \#Sch name = JB9
#set_property -dict { PACKAGE_PIN C16
                                       IOSTANDARD LVCMOS33 } [get_ports
{JB[7]}; #Sch name = JB10
##Pmod Header JC
#set_property -dict { PACKAGE_PIN K17
                                       IOSTANDARD LVCMOS33 } [get_ports
{JC[0]}; \#Sch name = JC1
#set_property -dict { PACKAGE_PIN M18
                                       IOSTANDARD LVCMOS33 } [get_ports
{JC[1]}];#Sch name = JC2
#set_property -dict { PACKAGE_PIN N17
                                       IOSTANDARD LVCMOS33 } [get_ports
{JC[2]}; \#Sch name = JC3
#set_property -dict { PACKAGE_PIN P18
                                       IOSTANDARD LVCMOS33 } [get_ports
{JC[3]}; \#Sch name = JC4
```

```
#set_property -dict { PACKAGE_PIN L17
                                        IOSTANDARD LVCMOS33 } [get_ports
{JC[4]}; #Sch name = JC7
#set_property -dict { PACKAGE_PIN M19
                                        IOSTANDARD LVCMOS33 } [get_ports
{JC[5]}; #Sch name = JC8
#set_property -dict { PACKAGE_PIN P17
                                        IOSTANDARD LVCMOS33 } [get_ports
{JC[6]}; #Sch name = JC9
#set_property -dict { PACKAGE_PIN R18
                                        IOSTANDARD LVCMOS33 } [get_ports
{JC[7]}; #Sch name = JC10
                                       IOSTANDARD LVCMOS33 } [get_ports
#set_property -dict { PACKAGE_PIN J3
{JXADC[0]}];#Sch name = XA1_P
#set_property -dict { PACKAGE_PIN L3
                                       IOSTANDARD LVCMOS33 } [get_ports
{JXADC[1]}; \#Sch name = XA2_P
#set_property -dict { PACKAGE_PIN M2
                                       IOSTANDARD LVCMOS33 } [get_ports
{JXADC[2]}; \#Sch name = XA3 P
#set_property -dict { PACKAGE_PIN N2
                                       IOSTANDARD LVCMOS33 } [get_ports
{JXADC[3]}; \#Sch name = XA4_P
#set_property -dict { PACKAGE_PIN K3
                                       IOSTANDARD LVCMOS33 } [get_ports
{JXADC[4]}];#Sch name = XA1_N
#set_property -dict { PACKAGE_PIN M3
                                       IOSTANDARD LVCMOS33 } [get_ports
{JXADC[5]}; #Sch name = XA2_N
#set_property -dict { PACKAGE_PIN M1
                                       IOSTANDARD LVCMOS33 } [get_ports
{JXADC[6]}; #Sch name = XA3_N
                                       IOSTANDARD LVCMOS33 } [get_ports
#set_property -dict { PACKAGE_PIN N1
{JXADC[7]}; #Sch name = XA4_N
##VGA Connector
#set_property -dict { PACKAGE_PIN G19
                                        IOSTANDARD LVCMOS33 } [get_ports
{vgaRed[0]}]
                                        IOSTANDARD LVCMOS33 } [get_ports
#set_property -dict { PACKAGE_PIN H19
{vgaRed[1]}]
#set_property -dict { PACKAGE_PIN J19
                                        IOSTANDARD LVCMOS33 } [get_ports
{vgaRed[2]}]
#set_property -dict { PACKAGE_PIN N19
                                        IOSTANDARD LVCMOS33 } [get_ports
{vgaRed[3]}]
#set_property -dict { PACKAGE_PIN N18
                                        IOSTANDARD LVCMOS33 } [get_ports
{vgaBlue[0]}]
#set_property -dict { PACKAGE_PIN L18
                                        IOSTANDARD LVCMOS33 } [get_ports
{vgaBlue[1]}]
#set_property -dict { PACKAGE_PIN K18
                                        IOSTANDARD LVCMOS33 } [get_ports
{vgaBlue[2]}]
#set_property -dict { PACKAGE_PIN J18
                                        IOSTANDARD LVCMOS33 } [get_ports
{vgaBlue[3]}]
#set_property -dict { PACKAGE_PIN J17
                                        IOSTANDARD LVCMOS33 } [get_ports
{vgaGreen[0]}]
#set_property -dict { PACKAGE_PIN H17
                                        IOSTANDARD LVCMOS33 } [get_ports
{vgaGreen[1]}]
```

```
#set_property -dict { PACKAGE_PIN G17
                                        IOSTANDARD LVCMOS33 } [get_ports
{vgaGreen[2]}]
#set_property -dict { PACKAGE PIN D17
                                        IOSTANDARD LVCMOS33 } [get ports
{vgaGreen[3]}]
#set property -dict { PACKAGE PIN P19
                                        IOSTANDARD LVCMOS33 } [get ports Hsync]
#set_property -dict { PACKAGE_PIN R19
                                        IOSTANDARD LVCMOS33 } [get ports Vsync]
##USB-RS232 Interface
                                        IOSTANDARD LVCMOS33 } [get_ports RsRx]
#set_property -dict { PACKAGE_PIN B18
#set_property -dict { PACKAGE_PIN A18
                                        IOSTANDARD LVCMOS33 } [get_ports RsTx]
##USB HID (PS/2)
#set_property -dict { PACKAGE_PIN C17
                                        IOSTANDARD LVCMOS33
                                                              PULLUP true }
[get_ports PS2Clk]
#set_property -dict { PACKAGE_PIN B17
                                        IOSTANDARD LVCMOS33
                                                              PULLUP true }
[get_ports PS2Data]
##Quad SPI Flash
##Note that CCLK_0 cannot be placed in 7 series devices. You can access it using the
##STARTUPE2 primitive.
#set_property -dict { PACKAGE_PIN D18
                                        IOSTANDARD LVCMOS33 } [get_ports
{QspiDB[0]}]
                                        IOSTANDARD LVCMOS33 } [get_ports
#set_property -dict { PACKAGE_PIN D19
{QspiDB[1]}]
#set_property -dict { PACKAGE_PIN G18
                                        IOSTANDARD LVCMOS33 } [get_ports
{QspiDB[2]}]
#set_property -dict { PACKAGE_PIN F18
                                        IOSTANDARD LVCMOS33 } [get_ports
{QspiDB[3]}]
#set_property -dict { PACKAGE_PIN K19
                                        IOSTANDARD LVCMOS33 } [get_ports QspiCSn]
## Configuration options, can be used for all designs
set_property CONFIG_VOLTAGE 3.3 [current_design]
set_property CFGBVS VCCO [current_design]
## SPI configuration mode options for QSPI boot, can be used for all designs
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
set_property CONFIG_MODE SPIx4 [current_design]
set property MARK DEBUG true [get nets {A IBUF[2]}]
set_property MARK_DEBUG true [get_nets {leds_OBUF[3]}]
set_property MARK_DEBUG true [get_nets {leds_OBUF[6]}]
set_property MARK_DEBUG true [get_nets {leds_OBUF[12]}]
set_property MARK_DEBUG true [get_nets {opcode_IBUF[0]}]
set_property MARK_DEBUG true [get_nets {opcode_IBUF[2]}]
```

```
set_property MARK_DEBUG true [get_nets bypass_A_IBUF]
set property MARK DEBUG true [get nets {leds OBUF[4]}]
set property MARK DEBUG true [get nets {A IBUF[0]}]
set_property MARK_DEBUG true [get_nets {A_IBUF[1]}]
set property MARK DEBUG true [get nets red op B IBUF]
set property MARK DEBUG true [get nets red op A IBUF]
set_property MARK_DEBUG true [get_nets bypass_B_IBUF]
set_property MARK_DEBUG true [get_nets direction_IBUF]
set_property MARK_DEBUG true [get_nets {B_IBUF[1]}]
set_property MARK_DEBUG true [get_nets {leds_OBUF[1]}]
set_property MARK_DEBUG true [get_nets {out_OBUF[0]}]
set property MARK DEBUG true [get nets {out OBUF[3]}]
set property MARK_DEBUG true [get_nets {leds_OBUF[7]}]
set_property MARK_DEBUG true [get_nets {leds_OBUF[9]}]
set property MARK DEBUG true [get nets {leds OBUF[11]}]
set property MARK DEBUG true [get nets {leds OBUF[14]}]
set_property MARK_DEBUG true [get_nets {leds_OBUF[13]}]
set_property MARK_DEBUG true [get_nets {out_OBUF[1]}]
set_property MARK_DEBUG true [get_nets {B_IBUF[0]}]
set_property MARK_DEBUG true [get_nets {B_IBUF[2]}]
set_property MARK_DEBUG true [get_nets cin_IBUF]
set_property MARK_DEBUG true [get_nets {leds_OBUF[0]}]
set_property MARK_DEBUG true [get_nets {leds_OBUF[2]}]
set_property MARK_DEBUG true [get_nets {leds_OBUF[5]}]
set_property MARK_DEBUG true [get_nets {leds_OBUF[15]}]
set_property MARK_DEBUG true [get_nets {out_OBUF[2]}]
set_property MARK_DEBUG true [get_nets {out_OBUF[4]}]
set_property MARK_DEBUG true [get_nets {leds_OBUF[8]}]
set_property MARK_DEBUG true [get_nets {leds_OBUF[10]}]
set_property MARK_DEBUG true [get_nets {opcode_IBUF[1]}]
set_property MARK_DEBUG true [get_nets {out_OBUF[5]}]
set_property MARK_DEBUG true [get_nets clk_IBUF]
set_property MARK_DEBUG true [get_nets rst_IBUF]
set_property MARK_DEBUG true [get_nets serial_in_IBUF]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set property C INPUT PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 3 [get_debug_ports u_ila_0/probe0]
```

```
connect_debug_port u_ila_0/probe0 [get_nets [list {A_IBUF[0]} {A_IBUF[1]}
{A IBUF[2]}]]
create debug port u ila 0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set property port width 16 [get debug ports u ila 0/probe1]
connect debug port u ila 0/probe1 [get nets [list {leds OBUF[0]} {leds OBUF[1]}
{leds_OBUF[2]} {leds_OBUF[3]} {leds_OBUF[4]} {leds_OBUF[5]} {leds_OBUF[6]}
{leds_OBUF[7]} {leds_OBUF[8]} {leds_OBUF[9]} {leds_OBUF[10]} {leds_OBUF[11]}
{leds_OBUF[12]} {leds_OBUF[13]} {leds_OBUF[14]} {leds_OBUF[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 3 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {opcode_IBUF[0]}} {opcode_IBUF[1]}
{opcode_IBUF[2]}]]
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe3]
set_property port_width 6 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {out_OBUF[0]} {out_OBUF[1]}}
{out_OBUF[2]} {out_OBUF[3]} {out_OBUF[4]} {out_OBUF[5]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 3 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {B_IBUF[0]} {B_IBUF[1]}
{B_IBUF[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list bypass_A_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list bypass_B_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list cin_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list clk_IBUF]]
create_debug_port u_ila_0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe9]
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list direction_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
```

```
create_debug_port u_ila_0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe11]
set property port width 1 [get debug ports u ila 0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list red_op_B_IBUF]]
create debug port u ila 0 probe
set property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list rst_IBUF]]
create debug port u ila 0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect debug port u ila 0/probe13 [get nets [list serial in IBUF]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set property C USER SCAN CHAIN 1 [get debug cores dbg hub]
connect_debug_port dbg_hub/clk [get_nets clk_IBUF_BUFG]
```




Figure 8 Elaboration Schematic




Figure 9 No Critical Warnings




Figure 10 Syntesis Schematic



Figure 11 No Critical Warnings or Errors

Setup		Hold		Pulse Width			
Worst Negative Slack (WNS):	6.436 ns	Worst Hold Slack (WHS):	0.142 ns	Worst Pulse Width Slack (WPWS):	4.500 ns		
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns		
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0		
Total Number of Endpoints:	29	Total Number of Endpoints:	29	Total Number of Endpoints:	40		

Figure 12 Syntehsis Timing Summary

Name	Slice LUTs (20800)	Slice Registers (41600)	Bonded IOB (106)	BUFGCTRL (32)
∨ N alsu_seq	40	39	40	1
dbg_hub (dbg_hub_CV)	0	0	0	0
<b>1 u_ila_0</b> (u_ila_0_CV)	0	0	0	0

Figure 13 Syntehsis Utilization Summary




Figure 14 Device Snippet



Figure 15 Messages



Figure 16 Timing Summary

Name	1	Slice LUTs (20800)	Slice Registers (41600)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Bonded IOB (106)	BUFGCTRL (32)
N alsu_seq		40	45	24	40	13	40	1

Figure 17 Utilization Summary

# Q2: Simple DSP:

## **RTL Code:**

```
module simple_dsp(
                     Α,
                      Β,
                     С,
                     D,
                     clk,
                      rst_n,
                      P);
    parameter OPERATION = "ADD";
    input [17:0] A,
                     Β,
                     D;
    input [47 : 0] C;
    input clk,
             rst_n;
    output [47 : 0] P;
    reg [17 : 0]
                     A_reg,
                     A1_reg,
                     B_reg,
                     D_reg,
                     pre_adder_out;
                     multiplier_out;
    reg [35 : 0]
    reg [47 : 0]
                     C_reg,
                     P_reg;
    // First Stage
    always @(posedge clk or negedge rst_n) begin
         if(~rst_n) begin
             A_reg <= 0;
             B_reg <= 0;
             C_reg <= 0;</pre>
             D_reg <= 0;</pre>
        else begin
             A_reg <= A;
             B_reg <= B;</pre>
             C_reg <= C;</pre>
             D_reg <= D;</pre>
```

```
generate
    case(OPERATION)
        "ADD": begin
             always @(posedge clk or negedge rst n) begin
                 if(~rst_n) begin
                     pre_adder_out <= 0;</pre>
                     A1_reg <= 0;
                 end
                 else begin
                     A1_reg <= A_reg;
                     pre_adder_out <= D_reg + B_reg;</pre>
        "SUBTRACT": begin
             always @(posedge clk or negedge rst_n) begin
                 if(~rst_n) begin
                     pre_adder_out <= 0;</pre>
                     A1_reg <= 0;
                 else begin
                     A1_reg <= A_reg;
                     pre_adder_out <= D_reg - B_reg;</pre>
    endcase
endgenerate
// Third Stage
always @(posedge clk or negedge rst_n) begin
    if(~rst_n) begin
        multiplier_out <= 0;</pre>
    else begin
        multiplier_out <= A1_reg * pre_adder_out;</pre>
// Last Stage
generate
    case(OPERATION)
        "ADD": begin
             always @(posedge clk or negedge rst_n) begin
                 if(~rst_n) begin
                     P_reg <= 0;
```

#### **Testbench:**

```
module simple_dsp_tb ();
    parameter OPERATION = "ADD";
    reg [17 : 0]
                    Α,
                    Β,
                    D;
    reg [47 : 0] C;
    reg clk,
        rst n;
    wire [47 : 0] P;
    simple dsp DUT(
                    Α,
                    Β,
                    С,
                    D,
                    clk,
                    rst_n,
                    P);
    initial begin
        clk = 0;
        forever begin
            #1 clk = \simclk;
    initial begin
        rst_n = 0;
        repeat(50) begin
            A = $random;
            B = $random;
            C = $random;
            D = $random;
            repeat(4) @(negedge clk);
            if(P != 0) begin
                $display("ERROR - Reset");
                $stop;
        rst_n = 1;
        D = 20;
        B = 25;
        A = 53;
```

```
C = 60;
    repeat(4) @(negedge clk);
    if(P != 2445) begin
        $display("Error - Path 1");
        $stop;
    end

    $display("Simulation Successfull");
    $stop;
    end

endmodule
```

# Do File:

```
vlib work

vlog simple_dsp.v simple_dsp_tb.v

vsim -voptargs=+acc work.simple_dsp_tb

add wave *

run -all

quit -sim
```

# Simulation:




Figure 18 Reset Test




Figure 19 Testing Path with fixed Value

#### Vivado:

#### **Constraint File:**

```
## Clock signal
set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports clk]
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add
[get_ports clk]
```




Figure 20 Elaboration



Figure 21 Nor Critical Warnings or Errors




Figure 22 Synthesis




Figure 23 No Critical Warnings or Errors

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	6.050 ns	Worst Hold Slack (WHS):	0.140 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	139	Total Number of Endpoints:	139	Total Number of Endpoints:	189

Figure 24 Timing Summary

Name 1	Slice LUTs (134600)	Slice Registers (269200)	DSP s (740	Bonded IOB (500)	BUFGCTRL (32)
N simple_dsp	55	187	1	152	1

Figure 25 Utilization Summary




Figure 26 Devices Snippet

etup		Hold		Pulse Width
Worst Negative Slack (WNS):	6.107 ns	Worst Hold Slack (WHS):	0.121 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints: 0
Total Number of Endpoints:	139	Total Number of Endpoints:	139	Total Number of Endpoints: 189

Figure 27 Timing Summary

Name 1	Slice LUTs (133800)	Slice Registers (267600)	Slice (3345 0)	LUT as Logic (133800)	LUT Flip Flop Pairs (133800)	DSP s (740 )	Bonded IOB (500)	BUFGCTRL (32)
N simple_dsp	55	187	50	55	54	1	152	1

Figure 28 Utilization Summary

# **Q3: Time Division Mux**

## **RTL Code:**

```
module time_mux(in0,
                 in1,
                 in2,
                 in3,
                 clk,
                rst,
                out);
    input [1 : 0] in0,
                     in1,
                     in2,
                     in3;
    input
            rst,
            clk;
    output reg [1 : 0] out;
    reg [1 : 0] counter_reg;
    always @(posedge clk) begin
        if(rst)
            counter_reg <= 0;</pre>
        else begin
            if(counter_reg >= 3)
                counter_reg <= 0;</pre>
            else
                counter_reg <= counter_reg + 1;</pre>
        end
    always @(*) begin
        case(counter_reg)
            0: out = in0;
            1: out = in1;
            2: out = in2;
            3: out = in3;
        endcase
endmodule
```

## **Testbench:**

```
module time_mux_tb();
    reg [1 : 0]
                    in0,
                    in1,
                    in2,
                    in3;
    reg
            rst,
            clk;
    wire [1 : 0] out;
    time_mux DUT(in0,
                in1,
                in2,
                in3,
                clk,
                rst,
                out);
    initial begin
        clk = 0;
        forever begin
            #1 clk = \simclk;
    initial begin
        in0 = 0;
        in1 = 1;
        in2 = 2;
        in3 = 3;
        rst = 1;
        @(negedge clk);
        if(out != 0) begin
            $display("Error - Reset");
            $stop;
        rst = 0;
        repeat(1000) @(negedge clk);
        $stop;
endmodule
```

#### Do File:

```
vlib work
vlog time_mux.v time_mux_tb.v
vsim -voptargs=+acc work.time_mux_tb
add wave *
run -all
quit -sim
```

# **Simulation Snippets:**




Figure 29 Output Snippet

### Vivado:

## **Constraint File:**

```
## Clock signal
set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports clk]
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add
[get_ports clk]
```




Figure 30 Elaboration Schematic




Figure 31 No Critical Messages or Errors




Figure 32 Synthesis Schematic



Figure 33 No Critical Warnings or Errors



Figure 34 Timing Summary

Name 1	Slice LUTs	Slice Registers	Bonded IOB	BUFGCTRL
	(20800)	(41600)	(106)	(32)
N time_mux	3	2	12	1

Figure 35 Utilization Summary




Figure 36 Device Snippet




Figure 37 No Critical Warnings or Errors

Setup		Hold		Pulse Width
Worst Negative Slack (WNS):	8.589 ns	Worst Hold Slack (WHS):	0.371 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints: 0
Total Number of Endpoints:	2	Total Number of Endpoints:	2	Total Number of Endpoints: 3

Figure 38 Timing Summary

Name 1	Slice LUTs (20800)	Slice Registers (41600)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Bonded IOB (106)	BUFGCTRL (32)
N time_mux	3	2	1	3	1	12	1

Figure 39 Utilization Summary