# Spartan6 DSP48A1

Ameer Ashraf Louly – G3

# 1. RTL Code:

# 1.1 Mux Reg Module:

```
module mux_reg(in, out, clk, ce, rst);
    parameter WIDTH = 18;
    parameter RSTTYPE = "SYNC";
    parameter REG = 0;
    input [WIDTH - 1 : 0] in;
    input
            clk,
            ce,
            rst;
    output [WIDTH - 1 : 0] out;
    reg [WIDTH - 1 : 0] in_reg;
    generate
        if(REG == 1) begin
            if(RSTTYPE == "SYNC") begin
            always @(posedge clk) begin
                    if(rst)
                         in_reg <= 0;
                    else if(ce)
                         in_reg <= in;</pre>
            else if (RSTTYPE == "ASYNC") begin
                always @(posedge clk or posedge rst) begin
                    if(rst)
                         in reg <= 0;
                    else if(ce)
                         in_reg <= in;</pre>
            assign out = in_reg;
        else if (REG == 0)
           assign out = in;
    endgenerate
endmodule
```

### 1.2 DSP RTL:

```
module dsp48a1 #(
    parameter
                AOREG = 0,
                A1REG = 1,
                BOREG = 0,
                B1REG = 1,
                CREG = 1,
                DREG = 1,
                MREG = 1,
                PREG = 1,
                CARRYINREG = 1,
                CARRYOUTREG = 1,
                OPMODEREG = 1,
                CARRYINSEL = "OPMODE5",
                B INPUT = "DIRECT",
                RSTTYPE = "SYNC"
    input [17:0] A,
                    Β,
                    D,
                    BCIN,
                    OPMODE,
    input [7 : 0]
    input [47 : 0] C,
                    PCIN,
            CLK,
    input
            CARRYIN,
            RSTA,
            RSTB,
            RSTM,
            RSTP,
            RSTC,
            RSTD,
            RSTCARRYIN,
            RSTOPMODE,
            CEA,
            CEB,
            CEM,
            CEP,
            CEC,
            CED,
            CECARRYIN,
            CEOPMODE,
    output [17:0]
                        BCOUT,
    output [47 : 0]
                        PCOUT,
                        Ρ,
    output [35 : 0]
                        Μ,
   output CARRYOUT,
```

```
CARRYOUTF
wire [17 : 0]
                A0 out,
                D_out,
                B0 in,
                B0 out,
                B1_in,
                A1_out,
                B1_out;
reg [17 : 0]
                pre_adder_subtractor_out;
reg [47 : 0]
                x_out,
                z_out;
wire [47 : 0]
                C_out,
                post_adder_subtractor_out,
                P in;
wire [35 : 0]
                multiplier_out,
                M_out;
wire [7 : 0]
                opmode_out;
wire
        CYI_in,
        CYI_out,
        CYO_in;
// Input Stage
mux_reg #( .REG(A0REG),
            .RSTTYPE(RSTTYPE),
            .WIDTH(18)) A0_REG (
                .in(A),
                .out(A0_out),
                .clk(CLK),
                .ce(CEA),
                .rst(RSTA)
            );
mux_reg #( .REG(DREG),
            .RSTTYPE(RSTTYPE),
            .WIDTH(18)) D_REG (
                .in(D),
                .out(D_out),
                .clk(CLK),
                .ce(CED),
                .rst(RSTD)
            );
generate
    if(B_INPUT == "DIRECT") begin
        assign B0_in = B;
```

```
else if (B_INPUT == "CASCADE") begin
        assign B0 in = BCIN;
    else begin
        assign B0 in = 0;
endgenerate
mux_reg #( .REG(B0REG),
            .RSTTYPE(RSTTYPE),
            .WIDTH(18)) B0_REG (
                .in(B0 in),
                 .out(B0_out),
                .clk(CLK),
                .ce(CEB),
                .rst(RSTB)
            );
mux_reg #( .REG(OPMODEREG),
            .RSTTYPE(RSTTYPE),
            .WIDTH(8)) OPMODE_REG (
                 .in(OPMODE),
                .out(opmode_out),
                .clk(CLK),
                .ce(CEOPMODE),
                 .rst(RSTOPMODE)
            );
mux_reg #( .REG(CREG),
            .RSTTYPE(RSTTYPE),
             .WIDTH(48)) C_REG (
                .in(C),
                .out(C_out),
                .clk(CLK),
                 .ce(CEC),
                 .rst(RSTC)
            );
// Pre Adder Subtractor
always \overline{@(*)} begin
    if(opmode_out[6])
        pre_adder_subtractor_out = D_out - B0_out;
        pre_adder_subtractor_out = D_out + B0_out;
assign B1_in = (opmode_out[4]) ? pre_adder_subtractor_out : B0_out;
```

```
mux_reg #( .REG(A1REG),
            .RSTTYPE(RSTTYPE),
            .WIDTH(18)) A1_REG (
                .in(A0 out),
                .out(A1_out),
                .clk(CLK),
                .ce(CEA),
                .rst(RSTA)
            );
mux_reg #( .REG(B1REG),
            .RSTTYPE(RSTTYPE),
            .WIDTH(18)) B1_REG (
                .in(B1 in),
                .out(B1 out),
                .clk(CLK),
                .ce(CEB),
                .rst(RSTB)
            );
assign BCOUT = B1_out; //! Might Need to Change Later
assign multiplier_out = B1_out * A1_out;
mux_reg #( .REG(MREG),
            .RSTTYPE(RSTTYPE),
            .WIDTH(36)) M_REG (
                .in(multiplier out),
                .out(M_out),
                .clk(CLK),
                .ce(CEM),
                .rst(RSTM)
            );
assign M = M_out;
always @(*) begin
    case(opmode_out[1 : 0])
        2'b00: x_out = 0;
        2'b01: x_out = {12'b00000000000, M_out};
        2'b10: x out = PCOUT;
        2'b11: x_out = {D_out[11:0], A1_out[17:0], B1_out[17:0]};
    endcase
always @(*) begin
```

```
case(opmode_out[3 : 2])
            2'b00: z out = 0;
            2'b01: z out = PCIN;
            2'b10: z_out = PCOUT;
            2'b11: z out = C out;
        endcase
    generate
        if(CARRYINSEL == "CARRYIN")
            assign CYI in = CARRYIN;
        else if(CARRYINSEL == "OPMODE5")
            assign CYI_in = opmode_out[5];
    endgenerate
    mux_reg #( .REG(CARRYINREG),
                .RSTTYPE(RSTTYPE),
                .WIDTH(1)) CYI REG (
                    .in(CYI_in),
                    .out(CYI_out),
                    .clk(CLK),
                    .ce(CECARRYIN),
                    .rst(RSTCARRYIN)
                );
    assign {CYO_in, P_in} = (opmode_out[7]) ?
                            z_out - (x_out + CYI_out) :
                            x_out + z_out + CYI_out;
    mux_reg #( .REG(PREG),
                .RSTTYPE(RSTTYPE),
                .WIDTH(48)) P_REG (
                    .in(P_in),
                    .out(P),
                    .clk(CLK),
                    .ce(CEP),
                    .rst(RSTP)
                );
    assign PCOUT = P;
    mux_reg #( .REG(CARRYOUTREG),
                .RSTTYPE(RSTTYPE),
                .WIDTH(1)) CYO_REG (
                    .in(CYO_in),
                    .out(CARRYOUT),
                    .clk(CLK),
                    .ce(CECARRYIN),
                    .rst(RSTCARRYIN)
                );
    assign CARRYOUTF = CARRYOUT;
endmodule
```

# 2. Testbench Code:

```
module dsp48a1_tb();
    reg [17 : 0]
                    Α,
                    Β,
                    D,
                    BCIN;
    reg [7 : 0]
                    OPMODE;
    reg [47 : 0]
                    С,
                    PCIN;
    reg
            CLK,
            CARRYIN,
            RSTA,
            RSTB,
            RSTM,
            RSTP,
            RSTC,
            RSTD,
            RSTCARRYIN,
            RSTOPMODE,
            CEA,
            CEB,
            CEM,
            CEP,
            CEC,
            CED,
            CECARRYIN,
            CEOPMODE;
   wire [17:0]
                      BCOUT;
   wire [47 : 0]
                    PCOUT,
                    Ρ;
   wire [35:0]
                    M;
   wire
            CARRYOUT,
            CARRYOUTF;
    dsp48a1 DUT(.A(A),
                .B(B),
                .D(D),
                .BCIN(BCIN),
                .OPMODE(OPMODE),
                .C(C),
                .PCIN(PCIN),
                .CLK(CLK),
                .CARRYIN(CARRYIN),
                .RSTA(RSTA),
                .RSTB(RSTB),
                .RSTM(RSTM),
                .RSTP(RSTP),
```

```
.RSTC(RSTC),
            .RSTD(RSTD),
            .RSTCARRYIN(RSTCARRYIN),
            .RSTOPMODE(RSTOPMODE),
            .CEA(CEA),
            .CEB(CEB),
            .CEM(CEM),
            .CEP(CEP),
            .CEC(CEC),
            .CED(CED),
            .CECARRYIN(CECARRYIN),
            .CEOPMODE(CEOPMODE),
            .BCOUT(BCOUT),
            .PCOUT(PCOUT),
            .P(P),
            .M(M),
            .CARRYOUT(CARRYOUT),
            .CARRYOUTF(CARRYOUTF));
initial begin
    CLK = 0;
    forever begin
        #1 CLK = \sim CLK;
    end
initial begin
    // Testing Reset
    RSTA = 1;
    RSTB = 1;
    RSTM = 1;
    RSTP = 1;
    RSTC = 1;
    RSTD = 1;
    RSTCARRYIN = 1;
    RSTOPMODE = 1;
    repeat(100) begin
        A = $random;
        B = $random;
        D = $random;
        BCIN = $random;
        OPMODE = $random;
        C = $random;
        PCIN = $random;
        CLK = $random;
        CARRYIN = $random;
        CEA = $random;
        CEB = $random;
```

```
CEM = $random;
   CEP = $random;
    CEC = $random;
    CED = $random;
   CECARRYIN = $random;
   CEOPMODE = $random;
   @(negedge CLK);
   if (BCOUT != 0 ||
                 != 0 ||
       PCOUT
                 != 0 ||
                  != 0 ||
       CARRYOUT != 0 ||
       CARRYOUTF != 0) begin
       $display("ERROR - Reset");
       $exit;
RSTA = 0;
RSTB = 0;
RSTM = 0;
RSTP = 0;
RSTC = 0;
RSTD = 0;
RSTCARRYIN = 0;
RSTOPMODE = 0;
CEA
          = 1;
CEB
          = 1;
CEM
          = 1;
CEP
          = 1;
          = 1;
CEC
CED
          = 1;
CECARRYIN = 1;
CEOPMODE = 1;
OPMODE = 8'b11011101;
A = 20;
B = 10;
C = 350;
D = 25;
repeat(100) begin
         = $random;
    BCIN
            = $random;
    PCIN
   CARRYIN = $random;
   repeat(4) @(negedge CLK);
```

```
if (BCOUT
                  != 'hf
                             &&
                  != 'h12c
                             &&
                  != 'h32
                             &&
                  != 'h32
                             &&
       PCOUT
                  != 0
       CARRYOUT
                             &&
       CARRYOUTF != 0) begin
       $display("ERROR - DSP Path 1");
        $exit;
OPMODE = 8'b00010000;
      = 20;
      = 10;
      = 350;
D
      = 25;
repeat(100) begin
    BCIN
            = $random;
    PCIN
            = $random;
   CARRYIN = $random;
    repeat(3) @(negedge CLK); // Wait for DREG, B1REG, MREG propagation
       BCOUT
                  != 'h23
                            &&
                  != 'h2bc
                            &&
                  != 0
                            &&
                  != 0
                            &&
       PCOUT
       CARRYOUT != 0
                            &&
       CARRYOUTF != 0
    )begin
        $display("ERROR - DSP Path 2");
       $exit;
OPMODE = 8'b00001010;
      = 20;
В
      = 10;
      = 350;
      = 25;
repeat(100) begin
    BCIN
            = $random;
   PCIN = $random;
```

```
CARRYIN = $random;
           repeat(3) @(negedge CLK); // Wait for B1REG, MREG, PREG propagation
                          != 'ha
               BCOUT
                                    &&
                          != 'hc8 &&
                          != PCOUT &&
               CARRYOUT != CARRYOUTF
            ) begin
               $display("ERROR - DSP Path 3");
       // DSP Path 4 — Post-subtraction with D:A:B concatenation and PCIN routing
       OPMODE = 8'b10100111;
              = 5;
       В
              = 6;
              = 350;
              = 25;
       PCIN
              = 3000;
       repeat(100) begin
           BCIN
                   = $random;
           CARRYIN = $random;
           repeat(3) @(negedge CLK); // Wait for B1REG, MREG, PREG propagation
               BCOUT
                          != 'h6
                                                    &&
                          != 'h1e
                                                     &&
                          != 'hfe6fffec0bb1
                                                    &&
                          != 'hfe6fffec0bb1
               PCOUT
                                                    &&
               CARRYOUT != 1
                                                    &&
               CARRYOUTF != 1
            ) begin
               $display("ERROR - DSP Path 4");
               $exit;
       $display("Test Successful");
       $exit;
endmodule
```

# 3. Do File:

```
1 vlib work
3 vlog DSP48A1.v DSP48A1_tb.v
   vsim -voptargs=+acc work.dsp48a1_tb
    add wave *
   run -all
10
11 quit -sim
12
```

# 4. Simulation Snippet:

+ 🔷	/dsp48a1_tb/A	5	120586	75990	-63025	42756	-103716	Ţ,	-41699	-98897	69279	115193	-123	-86285	124096	
+-	/dsp48a1_tb/B	6	-116	-95246	-96180	-71520	-94047	Ţ.	-87055	47170	-101	65851	-9801	-38630	14999	
+-	/dsp48a1_tb/D	25	-18899	-121202	127947	-73293	83322	Ţ.	-8423	29355	49615	12462	-120	131052	-63410	
-	/dsp48a1_tb/BCIN	18'h1431a	07ec5	08892	14ca7	34b63	38037		0bcbf	25f54	0b4f2	32208	0cf36	2671c	259dc	
+-4	/dsp48a1_tb/OPMODE	8'ha7	(ff	f7	18	1f	4b		91	06	a0	12	d3	12	d6	
#-4	/dsp48a1_tb/C	350	-136	-148268306	-238	1849	66267911	X.	-121	1849	1627	-961	-106	483867961	-1861168	8094
+ 🔷	/dsp48a1_tb/PCIN	48'h0000000000bb8	ffffe	ffffa2e7 <del>1e4</del> 5	0000	, ffff8	ffffac8546	559	ffffe	ffffe	0000	ffffe	0000	0000405d5f80	ffffd909	L2b2
-	/dsp48a1_tb/CLK	1'h0										$\overline{}$				
4	/dsp48a1_tb/CARR	1'h1														
4	/dsp48a1_tb/RSTA	1'h0														
- 🎸	/dsp48a1_tb/RSTB	1'h0														
-	/dsp48a1_tb/RSTM	1'h0														
4	/dsp48a1_tb/RSTP	1'h0														
4	/dsp48a1_tb/RSTC	1'h0														
4	/dsp48a1_tb/RSTD	1'h0			+							$\overline{}$	$\overline{}$			
- 🍣	/dsp48a1_tb/RSTC	1'h0										$\vdash$				
4	/dsp48a1_tb/RSTO	1'h0														
-	/dsp48a1_tb/CEA	1h1														
- 4	/dsp48a1_tb/CEB	1'h1														
-	/dsp48a1_tb/CEM	1'h1														
4	/dsp48a1_tb/CEP	1'h1						-								
4	/dsp48a1_tb/CEC	1'h1														
- 🍑	/dsp48a1_tb/CED	1'h1											$\overline{}$			
- 🍣	/dsp48a1_tb/CECA	1'h1														
4	/dsp48a1_tb/CEOP	1'h1														
+ 🧇	/dsp48a1_tb/BCOUT	18'h00006	00000													
H-4	/dsp48a1_tb/PCOUT	48'hfe6fffec0bb1	0000000	00000												
	/dsp48a1_tb/P	48'hfe6fffec0bb1	0000000	00000												
+-	/dsp48a1_tb/M	36'h00000001e	0000000	00		9 9										
4	/dsp48a1_tb/CARR	1'h1														
4	/dsp48a1_tb/CARR	1'h1														
8	(1)	- 3														

Figure 1 Reset Test




Figure 2 DSP Path 1




Figure 3 DSP Path 2




Figure 4 DSP Path 3




Figure 5 DSP Path 4

# 5. Linting:



Figure 6 Linter Showing no Critical Errors

# 6. Constraint File:

```
## Clock signal
set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports CLK]
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports CLK]
```

Figure 7 Setting Clock Signal through Constraint File, Nothing else was edited

# 7. Vivado Steps:

### 7.1 Elaboration:




Figure 8 No Critical Warning or Errors After Elaboration




Figure 9 Elaborated Schematic

# 7.2 Synthesis



Figure 10 No Critical Warnings or Errors After Synthesis



Figure 11 Synthesis Timing Report




Figure 12 Synthesis Utilization Report




Figure 13 Synthesized Schematic

# 7.3 Implementation:




Figure 14 No Cirtical Warnings or Errors After Implementation




Figure 15 Implementation Timing Report




Figure 16 Implementation Utilization Report




Figure 17 Implemented Device Snippet