Assignment 1

Ameer Louly

July 2, 2025

${\bf Question} \ 1$

The design has 7 inputs and 2 outputs
Use assign statements to design the following

A
B
AND1

Out

NOTE:

NOTE

Figure 1: Question

```
module Q1(A, B, C, D, E, F, sel, out, out_bar);

input A, B, C, D, E, F, sel;
output out, out_bar;
wire X1, X2;

and(X1, A, B, C);
xnor(X2, D, E, F);
assign out = (sel == 1)? X2 : X1;
assign out_bar = ~out;

endmodule
```

Figure 2: Q1 Code




Figure 3: Q1 Waveform

The design has 5 inputs and 2 outputs
Inputs

i. D -> width = 3
ii. A, B, C, Sel -> width = 1

Outputs
i. Out, out_bar -> width = 1

Use Behavioral coding style to implement the following

D[2:0]

D[1]

AND2

D[2]

OR1

Figure 4: Question

```
1 module Q2(D, A, B, C, sel, out, out_bar);
2
3    input [2:0] D;
4    input A, B, C, sel;
5    output out, out_bar;
6    wire AND2, OR1, XNOR1;
7
8    and(AND2, D[0], D[1]);
9    or(OR1, AND2, D[2]);
10    xnor(XNOR1, A, B, C);
11
12    assign out = (sel == 1) ? XNOR1 : OR1;
13    assign out_bar = ~out_bar;
14
15    endmodule
```

Figure 5: Q2 Code




Figure 6: Q2 Waveform

Question: Design a 4-bit adder

```
1 module Q2(D, A, B, C, sel, out, out_bar);
2
3    input [2:0] D;
4    input A, B, C, sel;
5    output out, out_bar;
6    wire AND2, OR1, XNOR1;
7
8    and(AND2, D[0], D[1]);
9    or(OR1, AND2, D[2]);
10    xnor(XNOR1, A, B, C);
11
12    assign out = (sel == 1) ? XNOR1 : OR1;
13    assign out_bar = ~out_bar;
14
15    endmodule
```

Figure 7: Q3 Code




Figure 8: Q3 Waveform

4) Implement 2-to-4 Decoder using conditional operator (A logic decoder has n input lines and 2^n




Figure 9: Question 4

```
module Q4_decoder(A, D);
    input [1:0] A;
    output [3:0] D;
    assign D = (A == 2'b00) ? 4'b0001 :
                  (A == 2'b01) ? 4'b0010 :
(A == 2'b10) ? 4'b0100 : 4'b1000;
```

Figure 10: Q4 Code




Figure 11: Q4 Waveform

Question: Implement an even parity generator module using assign statement.

Solution: Model Generates Even Parity

```
1 module Q5(A, out_with_parity);
2
3    input [7:0] A;
4    output [8:0] out_with_parity;
5
6    assign out_with_parity[8:1] = A;
7    assign out_with_parity[0] = ~^A;
8
9 endmodule
```

Figure 12: Q5 Code




Figure 13: Q5 Waveform




Figure 14: Question 6

```
imput [3:0] A, B;
input [1:0] opcode;
input en;
output reg a, b, c, d, e, f, g;
wire [3:0] ALU_out;

ALUX #(4) ALU4bit(A, B, opcode, ALU_out);

if(en) begin
case(ALU_out)

4'de: {a, b, c, d, e, f, g} = 7'billille;
4'd2: {a, b, c, d, e, f, g} = 7'billelle;
4'd3: {a, b, c, d, e, f, g} = 7'billelle;
4'd4: {a, b, c, d, e, f, g} = 7'billelle;
4'd5: {a, b, c, d, e, f, g} = 7'billelli;
4'd6: {a, b, c, d, e, f, g} = 7'billelli;
4'd7: {a, b, c, d, e, f, g} = 7'billelli;
4'd6: {a, b, c, d, e, f, g} = 7'billelli;
4'd7: {a, b, c, d, e, f, g} = 7'billelli;
4'd8: {a, b, c, d, e, f, g} = 7'billelli;
4'd9: {a, b, c, d, e, f, g} = 7'billelli;
4'd9: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e, f, g} = 7'billelli;
4'd1: {a, b, c, d, e,
```

Figure 15: Q6 Code




Figure 16: Q6 Waveform