# Assignment 3

Ameer Ashraf Louly – G3

# Question 1:

```
module dff_en_pre_tb();
    reg E, D, clk, PRE, Q_expected;
    dff_en_pre DUT(E, D, Q, clk, PRE);
           #1 clk = ~clk;
       $monitor("D = %d, Q = %d", D, Q);
       @(negedge clk);
       if(Q != 1) begin
            $display("Error - Incorrect PRESET");
            $exit;
        $display("PRESET WORKS");
       @(negedge clk);
           D = $random;
           Q_expected = D;
           @(negedge clk);
            if(Q != Q expected) begin
               $display("Enable doesn't work");
               $exit;
       $display("DFF WORKS");
       D = 1;
        @(negedge clk);
       repeat(50) begin
           D = $random;
           @(negedge clk);
            if(Q != 1) begin
               $display("Enable doesn't work");
        $display("ENABLE WORKS");
        $display("Design Works as expected");
        $exit;
```

```
vlib work
vlog q2.v q2_tb.v

vsim -voptargs=+acc work.dff_en_pre_tb

add wave *

run -all

#quit -sim

12
```

Figure 2 DO File




Figure 3 Questa Lint

## **Question 2:**

Write a testbench for question 5 part C in assignment 2. Test the parameterized asynchronous FlipFlop using 2 testbenches, testbench 1 that overrides the design with FF\_TYPE = "DFF" and the testbench 2 overrides parameter with FF\_TYPE = "TFF".

```
module dff_tb();
     reg d, rstn, clk;
     wire Q, Q_bar, Q_expected,Q_bar_expected;
     ff #(.FF_TYPE("DFF")) DUT(d, rstn, clk, Q, Q_bar);
     dff goldenModel(d, rstn, clk, Q_expected,Q_bar_expected);
     initial begin
         clk = 0;
         forever
             #1 clk = \sim clk;
     initial begin
         rstn = 0;
         @(negedge clk);
         if((Q != Q_expected) && (Q_bar != Q_bar_expected)) begin
             $display("Error - Reset");
             $exit;
         rstn = 1;
         repeat(100) begin
             d = $random;
             @(negedge clk);
             if((Q != Q expected) && (Q bar != Q bar expected)) begin
             $display("Error - Incorrect Value");
             $exit;
         $display("Design Passed!");
         $exit;
```

Figure 4 DFF TB

```
module tff_tb();
        reg t, rstn, clk;
        wire Q, Q_bar, Q_expected,Q_bar_expected;
        ff #(.FF_TYPE("TFF")) DUT(t, rstn, clk, Q, Q_bar);
        tff goldenModel(t, rstn, clk, Q_expected,Q_bar_expected);
        initial begin
           clk = 0;
            forever
                #1 clk = \simclk;
        initial begin
           rstn = 0;
           @(negedge clk);
           if((Q != Q_expected) && (Q_bar != Q_bar_expected)) begin
                $display("Error - Reset");
                $exit;
           rstn = 1;
           repeat(100) begin
                t = $random;
                @(negedge clk);
                if((Q != Q_expected) && (Q_bar != Q_bar_expected)) begin
                $display("Error - Incorrect Value");
                $exit;
           $display("Design Passed!");
            $exit;
```

Figure 5 TFF TB

#### Kareem Waseem | Digital IC Design – Assignment 3

```
1 vlib work
2
3 vlog ff.v ff_tb.v
4
5 vsim -voptargs=+acc work.tff_tb
6
7 add wave *
8
9 run -all
10
11 #quit -sim
12
```

```
vlib work
vlog ff.v ff_tb.v

vsim -voptargs=+acc work.dff_tb


add wave *

run -all

#quit -sim

12
```

Figure 6 DO Files



# **Question 3:**

Implement BCD up counter (MOD 10 counter), where the counter has 10 states. The counter will divide the clock frequency by 10.

```
module bcd_counter(clk, rst, clk_div10_out);
input clk, rst;
output clk_div10_out;
reg [3:0] cnt;
assign clk_div10_out = &(~(cnt ^ 4'd10));

always @(posedge clk or posedge rst) begin
if(rst)
cnt <= 0;
else if(clk_div10_out)
cnt <= 0;
else
cnt <= cnt + 1;
end
endmodule</pre>
```

Figure 7 BCD Counter Code

Figure 8 TB Code

```
vlib work
vlog bcd_counter_tb.v bcd_counter.v

vsim -voptargs=+acc work.bcd_counter_tb

add wave *

run -all

quit -sim

quit -sim

12

13
```

Figure 9 DO File

### Kareem Waseem | Digital IC Design – Assignment 3



Figure 11 Waveform Output




Figure 10 BCD Counter Schematic

# **Question 4: Ripple Counter**

```
1 module ripple_counter(
       clk,
       rstn,
       out
  );
       input clk, rstn;
       output [3:0] out;
       wire [3:0] clk_chain;
       assign clk_chain[0] = clk;
       genvar i;
       generate
           for(i = 0; i < 4; i = i + 1) begin
               wire d_q_bar;
               if(i > 0)
                   assign clk_chain[i] = out[i - 1];
               dff u_dff(d_q_bar, rstn, clk_chain[i], out[i], d_q_bar);
       endgenerate
```

Figure 12 Ripple Counter Code

```
module ripple_counter_tb();
        reg clk, rstn;
        wire [3:0] out;
        ripple_counter DUT(clk, rstn, out);
        initial begin
            clk = 0;
            forever begin
10
                 #1 clk = \sim clk;
11
             end
        end
12
13
        initial begin
14
            rstn = 0;
15
16
            @(negedge clk)
17
            rstn = 1;
18
19
            #100;
20
            $exit;
21
22
        end
23 endmodule
```

Figure 13 Ripple Counter TB

```
vlib work
vlog ripple.v ripple_tb.v

vsim -voptargs=+acc work.ripple_counter_tb

add wave *

run -all

rquit -sim

run
```

Figure 14 Do File



Figure 15 Waveform




Figure 16 Ripple Counter Schematic

# **Question 5:**

```
module shift_reg(sclr, sset, shiftin, load, clk, enable, aclr, aset, data, shiftout, q);
       parameter LOAD_AVALUE = 1;
       parameter SHIFT_DIRECTION = "LEFT";
       parameter LOAD_SVALUE = 1;
       parameter SHIFT_WIDTH = 8;
        input sclr, sset, shiftin, load, clk, enable, aclr, aset;
        input [SHIFT_WIDTH - 1 : 0] data;
        output reg shiftout;
       output reg [SHIFT_WIDTH - 1 : 0] q;
        always @(posedge clk or posedge aclr or posedge aset) begin
           if(aclr)
                q <= 0;
           else if(aset)
               q <= LOAD_AVALUE;</pre>
           else if(enable) begin
                if(sclr)
                    q <= 0;
                else if(sset)
                    q <= LOAD_SVALUE;</pre>
                else if(load)
                    q <= data;
                else if(SHIFT_DIRECTION == "LEFT")
                    {shiftout, q} = {q, shiftin};
                else if(SHIFT_DIRECTION == "RIGHT")
                    {q, shiftout} = {shiftin, q};
```

Figure 17 SLE Shift Register Code

```
module shift_reg_tb();
    parameter LOAD AVALUE = 2;
    parameter SHIFT DIRECTION = "LEFT";
    parameter LOAD_SVALUE = 4;
    parameter SHIFT WIDTH = 8;
    reg sclr, sset, shiftin, load, clk, enable, aclr, aset;
    reg [SHIFT_WIDTH - 1 : 0] data, q_expected;
    wire shiftout;
   wire [SHIFT_WIDTH - 1 : 0] q;
    shift_reg #(.LOAD_AVALUE(LOAD_AVALUE),
                .LOAD_SVALUE(LOAD_SVALUE),
                .SHIFT_DIRECTION(SHIFT_DIRECTION),
                .SHIFT_WIDTH(SHIFT_WIDTH))
                DUT (
                    .sclr(sclr),
                    .sset(sset),
                    .shiftin(shiftin),
                    .load(load),
                    .clk(clk),
                    .enable(enable),
                    .aclr(aclr),
                    .aset(aset),
                    .shiftout(shiftout),
                    .q(q)
                );
    initial begin
        clk = 0;
        forever begin
            #1 clk = \sim clk;
        end
    initial begin
        // Check for aclr
        aset = 1;
        aclr = 1;
        repeat(50) begin
            sclr = $random;
            sset = $random;
            shiftin = $random;
            load = $random;
            enable = $random;
            data = $random;
            @(negedge clk);
           if(q != 0) begin
```

```
$display("Error - aclr");
        $exit;
aclr = 0;
aset = 1;
repeat(50) begin
    sclr = $random;
    sset = $random;
    shiftin = $random;
    load = $random;
    enable = $random;
    data = $random;
    @(negedge clk);
    if(q != LOAD_AVALUE) begin
        $display("Error - aset");
        $exit;
end
// Test for sclr
aclr = 0;
aset = 0;
sclr = 1;
sset = 1;
repeat(50) begin
    shiftin = $random;
    load = $random;
    enable = $random;
    data = $random;
    @(negedge clk);
    if(q != 0) begin
        $display("Error - sclr");
        $exit;
aclr = 0;
aset = 0;
sclr = 0;
sset = 1;
enable = 1;
repeat(50) begin
    shiftin = $random;
    load = $random;
```

```
data = $random;
            @(negedge clk);
            if(q != LOAD_SVALUE) begin
                $display("Error - sset");
                $exit;
        // Test for load
        aclr = 0;
        aset = 0;
        sclr = 0;
        sset = 0;
        load = 1;
        enable = 1;
        repeat(50) begin
            shiftin = $random;
            data = $random;
            q_expected = data;
            @(negedge clk);
            if(q != q_expected) begin
                $display("Error - load");
                $exit;
        // test for shifting
        // Clearing Input for signifcant amount of time
        aclr = 1;
        repeat(50) @(negedge clk);
        aclr = 0;
        // Setting value
        aset = 1;
        @(negedge clk);
        aset = 0;
        // Deactivating Control Signals
        aclr = 0;
        aset = 0;
        sclr = 0;
        sset = 0;
        load = 0;
        shiftin = 0;
        enable = 1;
        $display("Starting Shift Test");
        repeat(10) @(negedge clk);
        $exit;
endmodule
```

#### Kareem Waseem | Digital IC Design – Assignment 3




Figure 18 Shift Functionality Working

```
vlib work
vlog shift_reg.v shift_reg_tb.v

vsim -voptargs=+acc work.shift_reg_tb

add wave *

run -all

add #quit -sim

12
13
```

Figure 19 Do file

# **Question 6:**

Implement the following SLE (sequential logic element). This design will act as flipflop or latch based on the LAT signal as demonstrated in the truth table.

```
module sle(D, clk, en, ALn, ADn, SLn, SD, LAT, Q);
   input D, clk, en, ALn, ADn, SLn, SD, LAT;
   output Q;
   reg QLat;
   reg Qff;
   always @(*) begin
        if(LAT) begin
            if(clk) begin
                if(en) begin
                    if(~SLn)
                        QLat = SD;
                    else
                        QLat = D;
   assign Q = (LAT) ? QLat : Qff;
   always @(posedge clk or negedge ALn or posedge LAT) begin
        if(~ALn)
            Qff <= ~ADn;
        else if(~LAT) begin
            if(en) begin
                if(~SLn)
                    Qff <= SD;
                else
                    Qff <= D;
    end
```

Figure 20 SLE Latch/FF Code




Figure 22 Questa Lint




Figure 21 Schematic

```
module sle_tb();
  reg D, clk, en, ALn, ADn, SLn, SD, LAT;
  wire Q;

sle DUT(D, clk, en, ALn, ADn, SLn, SD, LAT, Q);

initial begin
    clk = 0;
    forever begin
        #10 clk = ~clk;
    end
end

initial begin
  LAT = 0;
```

```
ALn = 0;
repeat(10) begin
    ADn = $random;
    D = $random;
   @(negedge clk);
    if(Q != ~ADn) begin
        $display("Error Async Load");
        $exit;
ALn = 1;
SLn = 0;
en = 1;
repeat(10)begin
    SD = $random;
   D = $random;
    @(negedge clk);
    if(Q != SD) begin
        $display("Error Sync Load");
        $exit;
ALn = 1;
SLn = 1;
en = 1;
repeat(10)begin
    SD = $random;
    D = $random;
   @(negedge clk);
    if(Q != D) begin
        $display("Error Latch Operation");
        $exit;
LAT = 1;
ALn = 1;
SLn = 0;
en = 1;
repeat(20)begin
    SD = $random;
    D = $random;
    #1;
```

Figure 23 Testbench Code