**Lab 5**

Current Mirrors

Part 1: Sizing Chart

Required Spec:

|  |
| --- |
| Parameter |
| Current direction (source/sink) | Sink |
| Input Current | 10𝜇𝐴 |
| Output Current | 20𝜇𝐴 |
| % Change in Current for 𝚫𝑽𝒐𝒖𝒕 = 𝟏𝑽 | < 10% |
| Percent mismatch: 𝝈(𝑰𝒐𝒖𝒕)/𝑰𝒐𝒖𝒕 | ≤ 2% |
| Compliance voltage | ≤ 150𝑚𝑉 |
| Area | Minimize |

2) Sinking Current Means?

NMOS Transistor

3) Required Lambda


5) Mismatch from ADT





Figure VGMIS vs VGS

From the graph we can find the approximate value of

6) Mismatch from PDK




The value from ADT is slightly higher, this is possibly due to inaccuracies that occur when calculating and estimating random values.

7) Design Parameters vs vstar at different mismatch



9) Design Parameters at required VstarA graph with lines and numbers

AI-generated content may be incorrect.



From the Graphs we notice both values of the mismatch current satisfy the Lambda Constraint

Thus we will choose the dimensions corresponding with the mismatch value which has the lower area

9) What if Lambda constraints is not met?

By inputting the required exact value for lambda () we can calculate the mismatch corresponding to it using the same expression used before.



11) Report Device Sizing and Mismatch percentage

Selected design points @

|  |  |
| --- | --- |
|  | 2% |
| L | 1.42um |
| W | 14.58um |

Part 2: Current Mirror Simulation




Figure Current Mirror Schematic Testbench

Design and OP Analysis

1. Finding RB analytically
2. Finding RB through Simulation




Figure Value of RB from simulation

The value of RB calculated from the simulation is larger than the one calculated analytically, this is due to the analytic solution not accounting for body effect which makes the difference in VGS have a value thus increasing the required RB.

1. OP Analysis

Op Analysis was done using the value of RB from the simulation

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
|  | M0 | M1 | M2 | M3 | M4 | M5 |
| gds | 3.28E-07 | 6.30E-07 | 1.31E-06 | 2.60E-06 | 3.57E-07 | 6.57E-07 |
| gm | 1.34E-04 | 2.70ES-04 | 1.33E-04 | 2.67E-04 | 1.35E-04 | 2.69E-04 |
| gmbs | 5.24E-05 | 1.05E-04 | 5.20E-05 | 1.04E-04 | 4.76E-05 | 9.54E-05 |
| ID | 1.00E-05 | 2.01E-05 | 1.00E-05 | 2.00E-05 | 1.00E-05 | 2.00E-05 |
| VDS | 7.57E-01 | 9.00E-01 | 2.00E-01 | 2.00E-01 | 5.59E-01 | 7.00E-01 |
| VDSAT | 1.20E-01 | 1.20E-01 | 1.21E-01 | 1.21E-01 | 1.22E-01 | 1.22E-01 |
| VGS | 7.57E-01 | 7.57E-01 | 7.59E-01 | 7.59E-01 | 8.32E-01 | 8.32E-01 |
| VTH | 6.78E-01 | 6.78E-01 | 6.78E-01 | 6.78E-01 | 7.53E-01 | 7.53E-01 |

1. Do All Transistor operate in Saturation?

They all operate in saturation.

DC Sweep

A screen shot of a graph

AI-generated content may be incorrect.

Figure Iout for both CMs vs VOUT

The cascode IOUT is more consistent and always equal to IB\*2 almost during the entire sweep, while an evident error is visible in IOUT1 from the simple CM as VDS increases.

Estimate V Compliance




Figure VCOMP of Simple CM


**

Figure V compliance of Cascode Current Mirror

***A screen shot of a graph

AI-generated content may be incorrect.***

Figure Value at which Iout1 equals IB\*2 Exactly

Iout1 equals IB\*2 exactly at around **0.75758mV** as this is the value at which VDS of both transistor are equal each other eliminating the error

2. Simple current Mirror Error

A black background with white numbers and symbols

AI-generated content may be incorrect.

Figure Error Calculated in Simulation

The value is consistent with the results from Part one as it corresponds with the value calculated from ADT for Lambda

3. Percentage of Error for both CMs

A graph on a black background

AI-generated content may be incorrect.

Figure Current Error for both configurations

The error in the simple CM is fairly larger and fluctuates as VDS changes, it becomes zero at VDS0=VDS1 the same value calculated previously at which IOUT1=IB\*2 exactly. While the cascode error is consistently zero throughout the sweep.

1. ROUT vs VOUT

A graph on a black background

AI-generated content may be incorrect.

Figure ROUT1 and ROUT2 vs VOUT

Cascode Current Mirror has significantly higher ROUT.

Yes Rout changing slightly with VOUT due to the change of operation regions of the transistors at the beginning of the sweep it has a much smaller value due to transistors operating in triode instead of saturation and even in saturation ROUT changes due to its dependance on VDS.

1. Analytic Calculation for ROUT

A black screen with white text

AI-generated content may be incorrect.

Figure Simulator Results

|  |  |  |
| --- | --- | --- |
|  | Analytic | Simulation |
| ROUT1 | 1.586M | 1.586M |
| ROUT2 | 213.3M | 215.43M |

Analytic and simulation results agree with each other!

Mismatch:

Mismatch on VGMIS1:



Figure Error due to VGMIS1 in Simple CM



Figure Error due to VGMIS1 in Cascode CM

Hand Analysis

Simulation and analytical results agree with each other!

Mismatch on VGMIS2:



Figure Mismatch due to VGMIS2 in Cascode CM

Hand Analysis

5) Which mismatch contribution is more pronounced? Why?

Mismatch due to VGMIS1 is significantly more pronounced in comparison with VGMIS2, This is because it is directly affecting the mirroring devices

While mismatching in VGMIS2 only affects the cascode devices which aren’t directly responsible for the mirroring thus a way smaller errors in current is observed

6) Which design decision is better: setting the same W and L for the mirror and cascode devices? Or using larger W and L for the current mirror devices? Why

Using Larger W and L for the current mirror devices.

Because it improves mirroring as the devices are less affected by Channel Length Modulation and Process Variations and also improves the Output Resistance.

Monte Carlo Simulation:





Figure MC Simulation of Simple Current Mirror (1000 runs)

Figure MC Simulation of Wide Swing Current Mirror (1000 runs)