



vPIM: Efficient Virtual Address Translation for Scalable Processing-in-Memory Architectures

Amel Fatima, Sihang Liu, Korakit Seemakhupt, Rachata Ausavarungnirun, Samira Khan









Summary

- Multiple PIM stacks provide increase capacity for emerging data-intensive workloads
- **Problem:** Address translation incurs significant overhead in accessing multiple PIM stacks
 - Radix-based translation: Multiple sequential cross-stack page table walks
 - Cuckoo hash-based translation: Multiple parallel accesses across memory stacks

Goal: Design an efficient address translation scheme for multi-stack PIM systems

Observations and Key Ideas:

- Observation: High intra-stack parallelism with multiple vaults in each stack
- Key Idea: Network-contention-aware hash
 - Change cuckoo hash layout to generate parallel accesses within one stack across multiple vaults
 - Send only one request towards the stack and generate parallel accesses within the stack
- Observation: High parallelism enables minimal performance loss with fewer cores
- Key Idea: Pre-translate addresses
 - Use a few cores to run ahead future iterations of the workload
 - Pre-translate cross-stack addresses and bring them inside the same stack for future use

Result: vPIM provide 4.4x and 1.7x speedup compared to radix and cuckoo hash





Outline

Processing-in-Memory Introduction

Address Translation in PIM Architecture

Challenges and Key Ideas

Evaluation

Conclusion





Outline

Processing-in-Memory Introduction

Address Translation in PIM Architecture

Challenges and Key Ideas

Evaluation

Conclusion






PIM is a new technology where computation is placed closer to the memory





PIM is a new technology where computation is placed closer to the memory


Vault 0 Vault 31








PIM is a new technology where computation is placed closer to the memory






- PIM is a new technology where computation is placed closer to the memory
- Prior works used PIM to reduce data movement between CPU and memory






- PIM is a new technology where computation is placed closer to the memory
- Prior works used PIM to reduce data movement between CPU and memory




Placing computation closer to memory improves performance

Data-intensive applications demand more memory






- Data-intensive applications demand more memory
- Multiple stacks are connected over a memory network to scale up to higher capacity





- Data-intensive applications demand more memory
- Multiple stacks are connected over a memory network to scale up to higher capacity



A multi-stacked PIM system provides increased capacity for emerging data-intensive applications

Outline

Processing-in-Memory Introduction

Address Translation in PIM Architecture

Challenges and Key Ideas


Evaluation

Conclusion






Memory Management in PIM





Memory Management in PIM


Both CPU and PIM cores are accessing the same memory





Memory Management in PIM


Both CPU and PIM cores are accessing the same memory



PIM provides an opportunity for a unified virtual address space













Unified virtual memory requires translating virtual addresses to physical addresses



Address translation requires multiple accesses to the page table








- Address translation requires multiple accesses to the page table
- It introduces significant overhead in conventional systems which is even worse in PIM








- Address translation requires multiple accesses to the page table
- It introduces significant overhead in conventional systems which is even worse in PIM
- There are two different commonly used approaches for address translation:








- Address translation requires multiple accesses to the page table
- It introduces significant overhead in conventional systems which is even worse in PIM
- There are two different commonly used approaches for address translation:
 - Radix Page Table








- Address translation requires multiple accesses to the page table
- It introduces significant overhead in conventional systems which is even worse in PIM
- There are two different commonly used approaches for address translation:
 - Radix Page Table
 - Hash Page Table





Unified virtual memory requires translating virtual addresses to physical addresses




- Address translation requires multiple accesses to the page table
- It introduces significant overhead in conventional systems which is even worse in PIM
- There are two different commonly used approaches for address translation:
 - Radix Page Table
 - Hash Page Table

Both radix and hash page table introduce significant overhead in multi-stacked PIM system

Radix Based Address Translation

A virtual address is translated to a physical address by walking 4 levels of page table








Radix Based Address Translation

A virtual address is translated to a physical address by walking 4 levels of page table








Radix Based Address Translation

• A virtual address is translated to a physical address by walking 4 levels of page table













Page Tables are distributed across the PIM stacks








- Page Tables are distributed across the PIM stacks
- Each translation can require up to four accesses to different PIM stacks











- Page Tables are distributed across the PIM stacks
- Each translation can require up to four accesses to different PIM stacks












- Page Tables are distributed across the PIM stacks
- Each translation can require up to four accesses to different PIM stacks








- Page Tables are distributed across the PIM stacks
- Each translation can require up to four accesses to different PIM stacks











- Page Tables are distributed across the PIM stacks
- Each translation can require up to four accesses to different PIM stacks






A single radix page walk can introduce sequential accesses to multiple memory stacks

Hash Based Address Translation

Hash based translation use hash table to lookup a physical address








Hash Based Address Translation


Hash based translation use hash table to lookup a physical address





Hash Based Address Translation

- Hash based translation use hash table to lookup a physical address
- Hash page table suffers from collision overhead








Hash Based Address Translation


- Hash based translation use hash table to lookup a physical address
- Hash page table suffers from collision overhead
- Collisions lead to multiple sequential accesses in a hash table






Hash Based Address Translation

- Hash based translation use hash table to lookup a physical address
- Hash page table suffers from collision overhead
- Collisions lead to multiple sequential accesses in a hash table



Hash table eliminates pointer chasing but introduces sequential accesses due to collisions.


Multiple parallel accesses are issued in hash table to mask the overhead of collisions








Multiple parallel accesses are issued in hash table to mask the overhead of collisions






Multiple parallel accesses are issued in hash table to mask the overhead of collisions






Multiple parallel accesses are issued in hash table to mask the overhead of collisions



Cuckoo hash table enables parallel lookups upon collisions

Alternative: Cuckoo Hash Table in PIM

Parallel accesses are issued across different stacks in PIM








Alternative: Cuckoo Hash Table in PIM


Parallel accesses are issued across different stacks in PIM





Alternative: Cuckoo Hash Table in PIM

Parallel accesses are issued across different stacks in PIM




Parallel cross-stack accesses increase network contention and thus overall memory access time

Overhead of Hash and Radix Translation in PIM






Overhead of Hash and Radix Translation in PIM







Overhead of Hash and Radix Translation in PIM



Naïve integration of radix and cuckoo hash page table cause significant slowdown in a PIM based system

Goal





Goal

Design an efficient address translation scheme for multi-stack PIM systems





Outline

Processing-in-Memory Introduction

Address Translation in PIM Architecture

Challenges and Key Ideas


Evaluation

Conclusion





Parallel lookups in cuckoo hash lead to increased memory network contention





TLB Miss at Stack 5






Parallel lookups in cuckoo hash lead to increased memory network contention








Parallel lookups in cuckoo hash lead to increased memory network contention











Parallel lookups in cuckoo hash lead to increased memory network contention




Cross-stack memory access latency increase with parallel accesses








We observe immense intra-stack parallelism for parallel accesses








We observe immense intra-stack parallelism for parallel accesses








We observe immense intra-stack parallelism for parallel accesses








We observe immense intra-stack parallelism for parallel accesses



Network traversal can be avoided if parallel accesses are generated within the same stack and across different vaults




























Parallel lookups generated within the stack avoid costly cross-stack page table walks




Network-contention-aware hash spawn parallel accesses within the same stack to avoid network traversal





















cross-stack access?








Is there any way to eliminate the overhead of cross-stack access?

Observation: PIM programs feature high parallelism

 PIM suitable programs manifest as independent threads that can be assigned to different cores and execute in parallel





Observation: PIM programs feature high parallelism


 PIM suitable programs manifest as independent threads that can be assigned to different cores and execute in parallel

Iterations are evenly distributed

across the PIM stacks for

computation

```
#pragma omp parallel for
for(...)
{
```





Observation: PIM programs feature high parallelism


 PIM suitable programs manifest as independent threads that can be assigned to different cores and execute in parallel


Iterations are evenly distributed

across the PIM stacks for

computation

```
#pragma omp parallel for
for(...)
{
```







Observation: Fewer cores cause minimal slowdown


Reduction in throughput has minimal impact on performance

```
Vault 0
                                                                                                      Vault 29
                                                                                    Hash Table
                                                                                                     Hash Table
#pragma omp parallel for
for(...)
                                                                                     Vault Logic
                                                                                                     Vault Logic
                                   Host CPU
                                                                                      Core 0
                                                                                                      Core 29
                                                                                      Vault 30
                                                                                                      Vault 31
                                                                                    Hash Table
                                                                                                     Hash Table
                                                                                    Vault Logic
                                                                                                    Vault Logic
                                                                                      Core 30
                                                                                                      Core 31
```



Page table walk overhead

- Observation: PIM suitable programs feature high parallelism and manifest as independent loops that can be assigned to different cores and be executed in parallel
- Observation: Reduction in throughput has minimal impact on performance








Page table walk overhead

- Observation: PIM suitable programs feature high parallelism and manifest as independent loops that can be assigned to different cores and be executed in parallel
- Observation: Reduction in throughput has minimal impact on performance








Page table walk overhead


- Observation: PIM suitable programs feature high parallelism and manifest as independent loops that can be assigned to different cores and be executed in parallel
- Observation: Reduction in throughput has minimal impact on performance



Performance is bottlenecked by the page table walk overhead

Utilize some throughput to pre-translate page table walks


```
#pragma omp parallel for
for(...)
    Code for main cores
   x=array1[i]
   sum+=x
for(...)
 Code for pre-translation cores
   x=array1[i]
   sum+=x
```





Utilize some throughput to pre-translate page table walks

```
#pragma omp parallel for
for(...)
    Code for main cores
   x=array1[i]
   sum+=x
for(...)
 Code for pre-translation cores
   x=array1[i]
   sum+=x
```






Utilize some throughput to pre-translate page table walks

```
Main Cores
                                                                                      Vault 0
                                                                                                     Vault 29
#pragma omp parallel for
for(...)
                                                                                     Hash Table
                                                                                                    Hash Table
     Code for main cores
                                                                                     Vault Logic
                                                                                                    Vault Logic
   x=array1[i]
                                                                                                      Core 29
                                                                                      Core 0
   sum+=x
                                                                                        Pre-Translation Cores
                                                                                      Vault 30
                                                                                                     Vault 31
for(...)
                                                                                     Hash Table
                                                                                                    Hash Table
 Code for pre-translation cores
   x=array1[i]
                                                                                     Vault Logic
                                                                                                    Vault Logic
   sum+=x
                                                                                      Core 30
                                                                                                     Core 31
```

Pre-translation cores run ahead iterations for the main cores

Filter the pre-translation code to remove non-memory accesses and accesses to small data structures that are less likely to trigger PTW


```
#pragma omp parallel for
for(...)
    Code for main cores
   x=array1[i]
   sum+=x
for(...)
 Code for pre-translation cores
   x=array1[i]
   sum+=x
```





Filter the pre-translation code to remove non-memory accesses and accesses to small data structures that are less likely to trigger PTW

```
#pragma omp parallel for
for(...)
    Code for main cores
   x=array1[i]
   sum+=x
for(...)
 Code for pre-translation cores
   x=array1[i]
```






Filter the pre-translation code to remove non-memory accesses and accesses to small data structures that are less likely to trigger PTW

```
#pragma omp parallel for
for(...)
                                                                                     12
     Code for main cores
   x=array1[i]
                                                                                      8
   sum+=x
                                                                               anslation
                                                                                      4
for(...)
  Code for pre-translation cores
   x=array1[i]
                                                                                               Average
```

Pre-translation cores run faster than the main cores and are able to help a larger fraction of the main cores

```
#pragma omp parallel for
for(...)
     Code for main cores
   x=array1[i]
   sum+=x
for(...)
 Code for pre-translation cores
   x=array1[i]
```






Step 1

Timeline

```
#pragma omp parallel for
for(...)
     Code for main cores
   x=array1[i]
   sum+=x
for(...)
 Code for pre-translation cores
   x=array1[i]
```





Step 1

Timeline


```
#pragma omp parallel for
for(...) // ITERATION u =0

{
    Code for main cores
    x=array1[i]
    sum+=x
}

for(...) // ITERATION u=10

{
    Code for pre-translation cores
```

x=array1[i]






Step 1

- Timeline

```
#pragma omp parallel for
for (...) // ITERATION u =0
    Code for main cores
   x=array1[i]
   sum+=x
for(...) // ITERATION u=10
 Code for pre-translation cores
                  TLB Miss
   x=array1[i]
                  Generated
```



Step 1

Timeline

```
#pragma omp parallel for
for(...) // ITERATION u = 0


Code for main cores

x=array1[i]
sum+=x
}

for(...) // ITERATION u=10

Code for pre-translation cores

x=array1[i] TLB Miss
Generated
```





Step 1


Timeline

```
#pragma omp parallel for
for (...) // ITERATION u =0
    Code for main cores
   x=array1[i]
   sum+=x
for(...) // ITERATION u=10
```

x=array1[i]

TLB Miss

Generated



Main Cores

Vault 29

Hash Table

Vault Logic

Core 29

Vault 31

Hash Table

Vault Logic

Core 31





Step 1 Step 2 Timeline Main Cores Vault 0 Vault 29 #pragma omp parallel for for(...) Hash Table Hash Table Code for main cores Vault Logic Vault Logic x=array1[i] Core 29 Core 0 Host CPU sum+=x**Pre-Translation Cores** Vault 30 Vault 31 for(...) Hash Table Hash Table Code for pre-translation cores x=array1[i] Vault Logic Vault Logic Core 30






Core 31

Step 1 Step 2 → Timeline

```
#pragma omp parallel for
for (...) // ITERATION u =10
    Code for main cores
   x=array1[i]
   sum+=x
for (...) // ITERATION u=20
   Code for pre-translation
   x=arrayI[1]
```





Step 1 Step 2 Timeline Main Cores Vault 0 Vault 29 #pragma omp parallel for for (...) // ITERATION u =10 Hash Table Hash Table Code for main cores Vault Logic Vault Logic x=array1[i] TLB Miss Core 29 Core 0 Host CPU Generated sum+=x**Pre-Translation Cores** Vault 30 Vault 31 for(...) // ITERATION u=20 Hash Table Hash Table Code for pre-translation x=arrayI[1] Vault Logic Vault Logic Core 30 Core 31






Step 1 Step 2 Timeline Main Cores Vault 0 Vault 29 #pragma omp parallel for for (...) // ITERATION u =10 Hash Table Hash Table Code for main cores Vault Logic Vault Logic Get translated TLB Miss x=array1[i] address from Core 29 Core 0 Generated Host CPU sum+=xPB u±10 Pre-Translat on Cores Vault 30 Vault 31 for(...) // ITERATION u=20 Hash Table Hash Table Code for pre-translation x=array1[1] Vault Logic Vault Logic Core 30 Core 31








Pre-translation moves the page table walk latency off the critical path of execution

Summary of our approaches







Vault Time Network Time





Summary of our approaches











Summary of our approaches





Access PB in stack PB Total Cycles Saved Timeline

Network contention-aware hash & pre-translation



Outline

Processing-in-Memory Introduction

Address Translation in PIM Architecture

Challenges and Key Ideas

Evaluation

Conclusion





Methodology

Simulation Infrastructure (MultiPIM)

Configuration for Simulated PIM stacks		
Memory	Total number	16
	Memory interconnection	Dragonfly
	Capacity per memory	4GB, 4 layers, 8 banks per vault
	Vaults per memory	32, 32 TSV per vault
	DRAM	FR-FCFS, tCL=tRCD=tRP=17ns, tCWL=13ns
PIM Core	Туре	In-order, 1 issue @ 2000MHZ
	L1I/D-Cache	Split 32KB, 4ways, 64B cacheline, LRU, write-back, MESI
	I/D-TLB	Split 64 entries, LRU
	Page table walker	1
	Pre-Translation Buffer Size	1024 entries per stack





Methodology

Workloads:

Gapbs benchmark suite with workloads:

o bfs

O CC_SV

o tc

o sssp

 \circ CC

o pr

Parboil benchmark suite using the largest available dataset

o spmv

o histo

o sgemm

o tpacf

o stencil

o cutcp

o mri-grid

o Ibm


o mri-q






■ Radix Page Table

■ Cuckoo Hash Page Table










Huge performance overhead with radix and hash page table in PIM

■ Radix Page Table

■ Cuckoo Hash Page Table












☐ Cuckoo Hash Page Table




Network contention-aware hash achieves a speedup of 3.97× and 1.6× compared to radix and cuckoo hash page table








A total speedup of 4.4× and 1.7× is achieved compared to radix and cuckoo hash page table


















Network contention-aware hash scales well with minor performance degradation









Pre-Translation Cores Per Stack

2 cores is a good tradeoff between performance loss and pre-translation

Outline

Processing-in-Memory Introduction

Address Translation in PIM Architecture

Challenges and Key Ideas

Evaluation

Conclusion





Conclusion

Multiple (PIM) stacks provide increased capacity for emerging data-intensive workloads
Running generalized applications divided between CPU and PIM is highly important
We propose address translation for multi-stack PIM running same application in CPU & PIM

Key Ideas:

Network-contention-aware hash: Adapts cuckoo hash layout for multi-stack PIM system

Pre-translation: Pre-translates addresses to avoid cross-stack page table walk accesses

Result: Provides 4.4x and 1.7x speedup compared to radix and cuckoo hash

