The g_m/I_D Design Methodology

BY MOHAMED WATFA

April 17, 2025

Abstract

As CMOS technologies have scaled down, their behavior increasingly deviates from the predictions made by the **square-law model**. As a result, there is a compelling need for an accurate yet tractable design **methodology** suitable for modern technologies. The g_m/I_D methodology is one approach that addresses this necessity.

1 Recap of MOSFET Square-Law Model Behavior

1.1 Regions of Operation

The region of operation of a MOSFET depends on two sets of voltages:

- 1. The gate-to-source voltage (V_{gs}) and the threshold voltage (V_t) :
 - These voltages define the overdrive voltage $V_{\text{ov}} = V_{\text{gs}} V_t$, which determines the inversion level (strong, moderate, weak) of the MOSFET.
- 2. The drain-to-source voltage (V_{ds}) and the drain-to-source voltage at saturation $(V_{ds,sat})$:
 - Given an inversion level, these voltages specify whether the MOSFET is biased in the triode region or in the saturation region.

1.2 Large Signal Currents




Figure 1. Regions of operation of an n-channel MOSFET: (a) cutoff region, (b) linear region, and (c) onset of saturation.

Consider an n-channel device:

1. Cutoff Region: When $V_{gs} < V_t$ (or $V_{ov} < 0$), no conductive channel exists between the source and the drain, and no current flows through the MOSFET.

$$I_{\rm ds} = 0 \tag{1}$$

2. **Triode Region**: When $V_{\rm gs} > V_t$ (or $V_{\rm ov} > 0$) and $V_{\rm ds} < V_{\rm gs} - V_t$, a conductive channel extends uniformly between the source and the drain, and the MOSFET behaves as a non-linear voltage-controlled resistor.

$$I_{\rm ds} = \mu_n C_{\rm ox} \frac{W}{L} \left[\left(\underbrace{V_{\rm gs} - V_t}_{V_{\rm ov}} \right) V_{\rm ds} - \frac{V_{\rm ds}^2}{2} \right]$$
 (2)

3. Saturation Region: When $V_{\rm gs} > V_t$ (or $V_{\rm ov} > 0$) and $V_{\rm ds} \ge V_{\rm gs} - V_t$, the channel pinches off near the drain, causing the current to become independent of $V_{\rm ds}$. As a result, the MOSFET behaves as an ideal current source (since it is independent of the voltage across it).

$$I_{\rm ds} = \frac{1}{2} \mu_n C_{\rm ox} \frac{W}{L} \left(\underbrace{V_{\rm gs} - V_t}_{V_{\rm ov}} \right)^2 \tag{3}$$

1.3 Small-Signal Conductance/Resistance

Small-signal conductance/resistance indicates how the drain current I_{ds} changes for small variations in gate or drain voltage. This is given by a derivative of the form $\partial I_{ds}/\partial x$, where x is either V_{gs} or V_{ds} .

1.3.1 The Derivative With Respect to $V_{\rm ds}$

When measuring the change in the drain current with respect to V_{ds} , the derivative, called the channel or output resistance r_{ds} , is given by:

$$r_{\rm ds} = \left(\frac{\partial I_{\rm ds}}{\partial V_{\rm ds}}\right)^{-1} \tag{4}$$

Triode Region

$$I_{\rm ds} = \mu_n C_{\rm ox} \frac{W}{L} \left[(V_{\rm gs} - V_t) V_{\rm ds} - \frac{V_{\rm ds}^2}{2} \right],$$

$$r_{\rm ds} = \frac{1}{\mu_n C_{\rm ox} \frac{W}{I} \left[(V_{\rm gs} - V_t) - V_{\rm ds} \right]}.$$
 (5)

Saturation Region

• In an ideal MOSFET, I_{ds} is completely independent of V_{ds} in the saturation region. As a result:

$$r_{\rm ds} = \infty$$
 (6)

• In a real MOSFET, $I_{\rm ds}$ continues to be dependent on $V_{\rm ds}$, even in saturation.




Figure 2. Channel length modulation.

- At the onset of saturation, when $V_{ds} = V_{ds,sat}$, the channel becomes pinched off near the drain, forming a triangular shape channel.
- As V_{ds} increases beyond $V_{ds,sat}$, the depletion region near the drain expands, causing the pinch-off point to move further away from the drain, reducing the effective channel length.
- As the voltage at pinch-off is by definition $V_{\rm ds,sat}$, a shorter channel (due to a larger $V_{\rm ds}$) implies a smaller channel resistance, resulting in a larger drain-source current. To account for this, the current in the saturation region is multiplied by a factor of $(1 + \lambda V_{\rm ds})$, where $0 < \lambda < 1$ is the channel length modulation parameter and is inversely proportional to the channel length.


$$I_{\rm ds} = \frac{1}{2} \mu_n C_{\rm ox} \frac{W}{L} (V_{\rm gs} - V_t)^2 (1 + \lambda V_{\rm ds}) \tag{7}$$


• Expanding:

$$I_{\rm ds} = \underbrace{\frac{1}{2} \mu_n C_{\rm ox} \frac{W}{L} (V_{\rm gs} - V_t)^2}_{f_1(V_{\rm gs})} + \underbrace{\frac{1}{2} \mu_n C_{\rm ox} \frac{W}{L} (V_{\rm gs} - V_t)^2 \lambda V_{\rm ds}}_{f_2(V_{\rm gs}, V_{\rm ds})}$$
(8)

• Taking the derivative with respect to V_{ds} :

$$r_{\rm ds} = \frac{1}{g_{\rm ds}} = \frac{1}{f_1(V_{\rm gs}) \cdot \lambda} = \frac{1/\lambda}{f_1(V_{\rm gs})}$$
 (9)





Length

Figure 3. λ is proportional to the slope and inversely proportional to the Early voltage.

Figure 4. λ (V_A) gets smaller (larger) as the transistor is biased deeper into saturation.

The slope intersects the x-axis at the point $-V_A$ called the Early voltage, which is approximately equal to $1/\lambda$. The current equation can be rewritten as:

$$I_{\rm ds} = \frac{1}{2} \mu_n C_{\rm ox} \frac{W}{L} (V_{\rm gs} - V_t)^2 \left(1 + \frac{V_{\rm ds}}{V_A} \right)$$
 (10)

Significance of $r_{\rm ds}$

From the above, we have the following:

$$r_{\rm ds} \propto \frac{1}{\lambda} \propto V_A$$
 (11)

A larger V_A means a smaller V_{ds}/V_A , implying a smaller variation in the drain current with respect to V_{ds} , or equivalently a large channel resistance. This is important in current mirrors and active loads, where a more constant current over voltage variations is desired.

Note that the absolute value of $r_{\rm ds}$ is not useful because it depends on the bias current. From $r_{\rm ds} = V_A/I_{\rm ds}$, for a given V_A , one device biased at a much smaller $I_{\rm ds}$ will have a much larger $r_{\rm ds}$ compared to another device biased at a much larger $I_{\rm ds}$, even though both devices will have the same variation in $I_{\rm ds}$ with respect to $V_{\rm ds}$ (since they have the same $V_{\rm ds}/V_A$).

The plots below are for a device biased in strong inversion.




Figure 5. In strong inversion, $V_{\rm ds,sat} \approx V_{\rm ov}$.




Figure 6. The variation of $r_{\rm ds}$ and V_A with respect to $V_{\rm ds}$.

The plots below are for a device biased in weak inversion.




Figure 7. In weak inversion, $V_{\rm ds.sat} \approx 3V_t \approx 80$ mV.




Figure 8. The variation of $r_{\rm ds}$ and $V_{\rm A}$ with respect to $V_{\rm ds}$.

Even though the device in weak inversion has a much larger r_{ds} , its drain current shows a larger variation with V_{ds} when compared to the device in strong inversion. Hence, it is more useful to use V_A rather than r_{ds} as a design parameter (V_A is r_{ds} normalized by the current).

1.3.2 The Derivative With Respect to $V_{\rm gs}$

When measuring the change in the drain current with respect to V_{gs} , the derivative, called the transconductance g_m , is given by:

$$g_m = \frac{\partial I_{\rm ds}}{\partial V_{\rm gs}} \tag{12}$$

Triode Region

$$I_{\rm ds} = \mu_n C_{\rm ox} \frac{W}{L} \left[(V_{\rm gs} - V_t) V_{\rm ds} - \frac{1}{2} V_{\rm ds}^2 \right],$$

$$g_m = \mu_n C_{\rm ox} \frac{W}{L} V_{\rm ds}.$$
(13)

Saturation Region

$$I_{\rm ds} = \frac{1}{2} \mu_n C_{\rm ox} \frac{W}{L} (V_{\rm gs} - V_t)^2 (1 + \lambda V_{\rm ds}),$$

$$g_m = \mu_n C_{\text{ox}} \frac{W}{L} (V_{\text{gs}} - V_t) (1 + \lambda V_{\text{ds}}). \tag{14}$$

Ignoring channel-length modulation, g_m can be rewritten in terms of I_{ds} as follows:

$$g_m = \sqrt{2\mu_n C_{\text{ox}} \frac{W}{L} I_{\text{ds}}}$$

$$= \frac{2I_{\text{ds}}}{V_{\text{ov}}}$$
(15)

In the strong inversion:

- g_m is proportional to $\sqrt{I_{ds}}$ at a fixed W/L.
- g_m is proportional to $\sqrt{I_{ds}}$ at a fixed V_{ov} .
- g_m is proportional to $\sqrt{W/L}$ at a fixed I_{ds} .
- g_m is inversely proportional to V_{ov} at a fixed I_{ds} .

Significance of g_m

A larger g_m translates to a higher gain in amplifier circuits, because a small gate-voltage variation leads to a larger draincurrent variation.




Figure 9. Variation of g_m with $V_{\rm ov}$ for for different $V_{\rm ds}$.




Figure 10. Variation of g_m with V_{ov} for different lengths.

- Small V_{ov} : When V_{ov} is near zero, the channel is just forming and the current is still small, so $g_m = \partial I_{ds}/\partial V_{gs}$ is also small.
- Moderate V_{ov} : As V_{ov} increases further into strong inversion, g_m grows strongly with $V_{ov}(1 + \lambda V_{ds})$.

- Large V_{ov} : At higher V_{ov} , two things can happen:
 - The device enters into the triode region and g_m stops increasing with V_{ov} .
 - The device becomes velocity saturated. In this regime, I_{ds} depends on V_{ov} to the first power. As a result, g_m becomes a constant.
- Very Large V_{ov} : Mobility degredation occurs at very large V_{ov} , causing the current, and therefore g_m , to fall.

2 Limitations of the Square-Law Model

In the square-law model, V_{gs} (or V_{ov}) serves as the primary controlling variable since it directly affects I_{ds} . However, this equation is only valid in certain cases.

Recall the equation of a mosfet in saturation according to the square-law model:

$$I_{\rm ds} = \frac{1}{2}\mu_n C_{\rm ox} \frac{W}{L} V_{\rm ov}^2 \tag{16}$$

Computing the transconductance:

$$g_m = \frac{\partial I_{\rm ds}}{\partial V_{\rm gs}} = \mu_n C_{\rm ox} \frac{W}{L} V_{\rm ov} \tag{17}$$

Dividing g_m by I_{ds} :

$$\frac{g_m}{I_{\rm ds}} = \frac{1}{V_{\rm ov}} \tag{18}$$

A plot of the g_m/I_{ds} predicted by the square-law model vs. V_{ov} for different lengths is shown below.




Figure 11. Comparing the $g_m/I_{\rm ds}$ predicted by the square-law model (dashed) with the actual $g_m/I_{\rm d}$ of the device (solid).

We observe two things:

- In strong inversion ($V_{\text{ov}} > 0.2$), the square-law model is only applicable for long channel devices. This is because the square-law model does not account for short-channel effects such as velocity saturation.
- In moderate/weak inversion ($V_{ov} < 0.2$), the square-law model breaks down altogether. This is because the square-law model assumes that the current is zero when $V_{ov} = 0$. However, in reality, current continues to flow by diffusion (like in a BJT) and the square-law model must be replaced with an exponential I–V relationship:

$$I_{\rm ds} = I_{\rm off} \, e^{\frac{V_{\rm gs}}{n \cdot V_{\rm th}}} \tag{19}$$




Figure 12. Plot of $\log_{10}(I_{\rm ds})$ vs. $V_{\rm gs}$. In the subthreshold regime the drain current falls exponentially but never reaches zero. For short-channel MOSFETs the depletion voltage $V_{\rm dep}$ also depends on the drain voltage $V_{\rm ds}$ through drain-induced barrier lowering (DIBL). Because DIBL raises $V_{\rm dep}$, the entire curve shifts upward, increasing leakage at $V_{\rm gs} = 0$. When the gate near 0 V (or slightly negative) and the drain at a large positive bias, the large drain-to-gate voltage ($V_{\rm dg}$) creates a strong electric field at the drain-channel junction. This field drives band-to-band tunneling, generating electron-hole pairs; electrons enter the drain, boosting the off-state current known as gate-induced drain leakage (GIDL).

3 Introduction to g_m/I_D Methodology

The g_m/I_D methodology is a methodology for designing analog circuits where the transistor's bias point is critical, such as in amplifiers and current mirrors. It differs from the V_{ov} -based methodology in the following ways:

- 1. Its controlling variables are the device length L and g_m/I_D (not V_{ov}).
- 2. It uses lookup tables (not equations) to provide accurate relationships between g_m , I_D , and other parameters.
- 3. It accounts for strong and moderate inversion.

3.1 Physical Meaning of g_m/I_D

 g_m and I_D are two important parameters in the design of many analog circuits (e.g., amplifiers).

- g_m is directly connected to several important specifications such as the GBW and noise. The larger the value of g_m , the better.
- In analog ICs, we usually set the bias current $(I_{\rm ds})$ rather than the bias voltage $(V_{\rm gs})$.
- Thus, g_m/I_D tells us how much g_m we get out of a MOSFET when we invest a given I_D . Therefore, g_m/I_D serves as an indicator of how efficiently the transistor converts current into transconductance under the set bias conditions.

Note: A high g_m/I_D value does not mean that g_m itself is large. It simply means that a transistor biased at a high g_m/I_D has a larger g_m compared to a transistor biased at a lower g_m/I_D value given the same biasing current I_D .

3.2 Importance of g_m

3.2.1 Gain Banddwidth Product (GBW)

The GBW of a single-pole amplifier is the DC gain A_0 multiplied by the bandwidth f_{3db} . If we assume the dominant pole is located at the output node, where the load capacitance C_L is connected, then

$$GBW = A_0 \cdot f_{3db} = [g_m \cdot R_{out}] \cdot \left[\frac{1}{2\pi \cdot R_{out} \cdot C_L} \right] = \frac{g_m}{2\pi \cdot C_L}.$$
 (20)

The larger g_m is made, the larger is the GBW for the same load capacitance.

3.2.2 Noise

Consider the common-source amplifier shown below.




Figure 13. Noise sources in a common-source amplifier.

The input referred noise voltage is given by:

$$\overline{V_{n,\text{in}}^2} = \frac{\overline{V_{n,\text{out}}^2}}{A_V^2} = \frac{\overline{I_{n,\text{out}}^2} \cdot R_D^2}{A_V^2}$$
(21)

where

$$\overline{I_{n,\text{out}}^2} = [\overline{I_{R_D}^2}] + [\overline{I_d^2} + \overline{I_g^2}]$$
(22)

$$\overline{I_{n,\text{out}}^2} = \left[\frac{4kT}{R_D}\right] + \left[4kT\gamma g_m + \frac{K}{WLC_{\text{ox}}} \frac{1}{f} \cdot g_m^2\right]$$
(23)

and $A_V = -g_m \cdot R_D$.

Therefore:

$$\overline{V_{n,\text{in}}^2} = 4 k T \underbrace{\left(\frac{\gamma}{g_m} + \frac{1}{g_m^2 R_D}\right)}_{\text{thermal noise}} + \underbrace{\left(\frac{K}{WLC_{\text{ox}}} \frac{1}{f}\right)}_{\text{flicker noise}}$$
(24)

The larger g_m is made, the smaller is the input referred noise voltage.

$3.3~g_m/I_D$ in BJTs

Recall that the collector current in BJTs is given by:

$$I_c = I_S \cdot e^{\left(\frac{V_{\text{be}}}{V_{\text{th}}}\right)} \tag{25}$$

where $V_{\rm th}$ is the thermal voltage.

From this, the transconductance is derived as:

$$g_m = \frac{\partial I_c}{\partial V_{\text{be}}} = \frac{I_c}{V_{\text{th}}} \tag{26}$$

Consequently:

$$\frac{g_m}{I_c} = \frac{1}{V_{th}} \approx \frac{1}{26 \,\text{mV}} = 38.5 \,\text{S/A},$$
 (27)

indicating that the transconductor efficiency in BJTs is independent of the bias point.

The constant g_m/I_D in BJTs arises from the exponential nature of I_c , which in turn dictates that g_m will be of the same nature. Any increase in I_c in a BJT results in the same proportional increase in g_m (scaled by $1/V_{\rm th}$) regardless of the bias point. On the contrary, MOSFETs exhibit a constant g_m/I_D only in the subthreshold region, where they have exponential characteristics.

4 Trends

4.1 $g_{\rm m}/I_{\rm D}$ and $V_{\rm OV}$

In strong inversion, the square-law model predicts that $g_m = 2I_{\rm ds}/V_{\rm ov}$. Thus, $g_m/I_{\rm ds} = 2/V_{\rm ov}$ gives a rough idea of the relationship between g_m/I_D and $V_{\rm ov}$ for $V_{\rm ov} > 0$. The actual relationship is more complex, as can be seen in the plots below.




Figure 14. g_m/I_D vs. V_{ov} .




Figure 15. $V_{\rm ov} \ {\rm vs} \ g_{\rm m}/I_{\rm D}$.

 g_m/I_D values typically range between 3 and 30 S/A (less than 38.5 S/A in BJTs), irrespective of the technology.


• Higher g_m/I_D values represent weak inversion.

- Midrange values, typically around 12-20 S/A, represent moderate inversion.
- Lower values represent strong inversion.

4.2 g_m/I_D and Transistor Width

While high g_m/I_D values represent high transconductor efficiency, they correspond to low current densities (I_D/W) .

Recall that the current in weak inversion (where g_m/I_D values are the highest) has exponential characteristics. This implies the need for exponentially increasing transistor widths to achieve a specific drain current. This comes at the cost of exponentially increasing area parasitic capacitances, thus lowering (or limiting) the speed of the device.



100 m Length 65 n 10 n 150 n 600 n 1.5 μ W(m)100 10 L 1 100 r 10 n 25 30 g_m/I_D (S/A)

Figure 16. The current density decreases with increasing $g_{\rm m}/I_{\rm D}.$

Figure 17. Biasing at high g_m/I_D requires exponentially increasing widths to achieve a specific drain current.

4.3 $g_{\rm m}/I_{\rm D}$ and $r_{\rm ds}$

Recall that the small-signal channel resistance is proportional to the Early voltage:

$$r_{\rm ds} = \frac{1}{\lambda \cdot I_{\rm ds}} \approx \frac{V_A}{I_{\rm ds}} \tag{28}$$

- Early voltage reflects how the drain current changes with drain-source voltage.
- Higher g_m/I_D values correspond to small overdrive voltages. This means that the transistor is biased closer to the subthreshold region where the transistor's current is more sensitive to changes in the output voltage, implying lower small-signal resistance and, by extension, smaller Early voltage.




Figure 18. Early voltage decreases with g_m/I_D for a given V_{ds}

4.4 $g_{\rm m}/I_{\rm D}$ and $V_{\rm DS_{SAT}}$

 $V_{\mathrm{DS_{SAT}}}$ is the minimum drain-source voltage required for saturation.

- In the V_{ov} methodology, a transistor is assumed to be in saturation when $V_{\text{ds}} = V_{\text{ov}}$. However, we see from the plot below that this is only true for the case when $V_{\text{ov}} > 0.2$ (strong inversion).
- In the g_m/I_D methodology, the equivalent term is $V^* = \frac{2}{g_m/I_D}$. It is always greater than $V_{DS_{SAT}}$ and therefore $V_{ds} \approx V^*$ gurantees that the transistor is in saturation in all regions of operation.




Figure 19. $V_{\rm ds} \approx V^{\star}$ gurantees that the transistor is in saturation in all regions of operation.




Figure 20. $V_{\rm DS_{SAT}}$ decreases with $g_{\rm m}/I_{\rm D}$ since higher $g_{\rm m}/I_{\rm D}$ values correspond to smaller $V_{\rm ov}$.

$4.5~{ m g_m/I_D}$ and Intrinsic Gain

The intrinsic gain of a MOSFET is given by $g_m \cdot r_{\rm ds}$, which can be rewritten as:

$$g_m \cdot r_{\rm ds} = \frac{g_m}{I_{\rm ds}} \cdot \frac{I_{\rm ds}}{g_{\rm ds}} = \left(\frac{g_m}{I_{\rm ds}}\right) \cdot V_A \tag{29}$$

- Early voltage, and consequently the output resistance, generally decreases with increasing g_m/I_D .
- The large Early voltage at low g_m/I_D values causes the intrinsic gain to increase rapidly before it starts saturating at higher g_m/I_D values.




Figure 21. Early voltage vs. g_m/I_D .




Figure 22. Intrinsic gain vs. g_m/I_D .

$4.6~g_{ m m}/I_D$ and Transistor Speed

The transit frequency, f_T , is the frequency at which the current gain of the transistor becomes unity. It is a critical parameter that indicates the frequency limit for a MOSFET to act as an effective amplifier. It is determined by the gate length (L), gate capacitance (C_{gs}) , carrier mobility (μ) , and V_{OV} .

$$f_T = \frac{g_m}{2\pi C_{\rm gs}} = \frac{2\mu}{2\pi \cdot C_{\rm gs} \cdot 3L^2} V_{\rm OV}$$
 (30)

- The transit frequency is proportional to V_{OV} , whereas $g_{\text{m}}/I_{\text{D}}$ is proportional to $\frac{1}{V_{\text{OV}}}$. Hence, f_T decreases with increasing $g_{\text{m}}/I_{\text{D}}$.
- The trade-off between g_m/I_D and f_T can be roughly translated to a tradeoff between gain and bandwidth.




Figure 23. Transist frequency decreases with g_m/I_D .




Figure 24. Transist frequency decreases with length, whereas the instrinsic gain increases with length.

5 Design Methodology

5.1 Guidelines

- Gain: Recall that the DC gain is given by $g_m \cdot r_{ds}$. Given a fixed current, use a large g_m/I_D for transistors whose g_m contribute to the gain to get a larger g_m .
- Output Resistance: Recall that the output resistance is given by $r_{\rm ds} \approx V_A/I_D$. Since the Early voltage decreases with increasing $g_{\rm m}/I_{\rm D}$, use a small $g_{\rm m}/I_{\rm D}$ for transistors that need a large output resistance.
- Noise: Recall that the input referred noise voltage for the common-source amplifier is given by:

$$\overline{V_{n,\text{in}}^2} = \underbrace{4 \, k \, T \left(\frac{\gamma}{g_m} + \frac{1}{g_m^2 \, R_D} \right)}_{\text{thermal noise}} + \underbrace{\left(\frac{K}{WL \, C_{\text{ox}}} \, \frac{1}{f} \right)}_{\text{flicker noise}}$$

- The g_m in this equation is due to the scaling of the output noise voltage by $1/A_V^2$. Since A_V is proportional to g_m , use a large g_m/I_D for transistors whose g_m contribute to the gain.
- The thermal noise is also inversely proportional to R_D . If R_D is implemented via a MOSFET, use a small g_m/I_D for a large output resistance.

- The flicker noise can be reduced by increasing the device size WL. A large g_m/I_D implies a larger W and therefore low flicker noise. Further reduction in the flicker noise can be done by using longer devices.
- Voltage Swing: Recall that $V_{\text{DS}_{\text{SAT}}}$ decreases with increasing $g_{\text{m}}/I_{\text{D}}$. Thus, use a large $g_{\text{m}}/I_{\text{D}}$ for transistors that contribute to the determination of the voltage swing. Less voltage will be required to keep these transistors in saturation, thereby maximizing the voltage swing.
- Matching: A large g_m/I_D implies a larger W. A large device area translates to less random mismatch.

5.2 Transistor Sizing

When g_m can be easily deduced from design specifications, the sizing methodology is as follows:

- Determine g_m (from design specifications).
- Pick *L*:
 - \circ short channel \rightarrow high speed, small area.
 - \circ long channel \rightarrow high intrinsic gain, improved matching, ...
- Pick g_m/I_D:
 - o large $g_m/I_D \rightarrow$ low power, large signal swing (low $V_{ds,sat}$).
 - $\circ \quad {\rm small} \ g_m/I_D \to {\rm high} \ {\rm speed}, \ {\rm small} \ {\rm area}.$
- Determine I_D (from g_m and g_m/I_D).
- Determine W (from I_D and I_D/W).