

The g_m/I_D Design Methodology

BY MOHAMED WATFA

April 1, 2025

Abstract

As CMOS technologies have scaled down, their behavior increasingly deviates from the predictions made by the **square-law model**. As a result, there is a compelling need for an accurate yet tractable design **methodology** suitable for modern technologies. The g_m/I_D methodology is one approach that addresses this necessity.

1 Recap MOSFET Basics

1.1 Regions of Operation

The region of operation of a MOSFET depends on three voltages: (1) the threshold voltage V_t , (2) the gate-to-source voltage (V_{gs}) and, (3) the drain-to-source voltage (V_{ds}).




Figure 1. Regions of operation of an n-channel MOSFET: (a) Cutoff region, (b) Linear region, and (c) onset of saturation.

Consider an n-channel device:

1. **Cutoff Region:** When $V_{gs} < V_t$, no conductive channel exists between the source and the drain, and no current flows.

$$I_{ds} = 0 \quad (1)$$

2. **Linear (Triode) Region:** When $V_{gs} > V_t$ and $V_{ds} < V_{gs} - V_t$, a conductive channel extends uniformly between the source and the drain, and the MOSFET behaves as a non-linear voltage-controlled resistor.

$$I_{ds} = \mu_n C_{ox} \frac{W}{L} \left[(V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right] \quad (2)$$

3. **Saturation Region:** When $V_{gs} > V_t$ and $V_{ds} \geq V_{gs} - V_t$, the channel pinches off near the drain, causing the current to become independent of V_{ds} . As a result, the MOSFET behaves as an ideal current source.

$$I_{ds} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{gs} - V_t)^2 \quad (3)$$

Knowing when a device enters (or leaves) saturation is very important in the design of amplifiers. This is determined by the voltage $V_{ov} := V_{gs} - V_t$, called the overdrive voltage.

1.2 Small-Signal Resistance

This is given by:

$$r_{ds} = \left(\frac{\partial I_{ds}}{\partial V_{ds}} \right)^{-1} \quad (4)$$

- In an ideal MOSFET, I_{ds} is independent of V_{ds} in the saturation region. As a result:

$$r_{ds} = \infty \quad (5)$$

- In a real MOSFET, I_{ds} continues to be dependent on V_{ds} , even in saturation.




Figure 2. Channel length modulation.

- At the onset of saturation, when $V_{ds} = V_{ds,sat}$, the channel becomes pinched off near the drain, forming a triangular shape channel.
- As V_{ds} increases beyond $V_{ds,sat}$, the depletion region near the drain expands, causing the pinch-off point to move further away from the drain, reducing the effective channel length.
- As the voltage at pinch-off is by definition $V_{ds,sat}$, a shorter channel implies a smaller channel resistance, resulting in a larger drain-source current. To account for this, the current in the saturation region is multiplied by a factor of $(1 + \lambda V_{ds})$, where λ is the channel length modulation parameter and is inversely proportional to the channel length.

$$I_{ds} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{gs} - V_t)^2 (1 + \lambda V_{ds}) \quad (6)$$

- Expanding:

$$I_{ds} = \underbrace{\frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{gs} - V_t)^2}_{f_1(V_{gs})} + \underbrace{\frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{gs} - V_t)^2 \lambda V_{ds}}_{f_2(V_{ds})} \quad (7)$$

- Taking the derivative with respect to V_{ds} and evaluating at the point (V_{ds}, I_{ds}) :

$$r_{ds} = \frac{1}{\lambda \cdot I_{ds}} \approx \frac{V_A}{I_{ds}} \quad (8)$$

where $V_A \approx \frac{1}{\lambda}$ is the Early voltage.




Figure 3. I_{ds} vs. V_{ds} relationship (exaggerated).

2 Limitations of the Square-Law Model

In the square-law model, V_{gs} (or V_{ov}) serves as the primary controlling variable since it directly affects I_{ds} . However, this equation is only valid in certain cases.

Recall the equation of a mosfet in saturation according to the square-law model:

$$I_{ds} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} V_{ov}^2 \quad (9)$$

Computing the transconductance:

$$g_m = \frac{\partial I_{ds}}{\partial V_{ds}} = \mu_n C_{ox} \frac{W}{L} V_{ov} \quad (10)$$

Dividing g_m by I_{ds} :

$$\frac{g_m}{I_{ds}} = \frac{1}{V_{ov}} \quad (11)$$

A plot of the g_m/I_{ds} predicted by the square-law model vs. V_{ov} for different lengths is shown below.




Figure 4. Comparing the g_m/I_{ds} predicted by the square-law model (dashed) with the actual g_m/I_d of the device (solid).

We observe two things:

- In **strong inversion** ($V_{ov} > 0.2$), the square-law model is only applicable for long channel devices. This is because the square-law model does not account for short-channel effects such as velocity saturation.
- In **moderate/weak inversion** ($V_{ov} < 0.2$), the square-law model breaks down altogether. This is because the square-law model assumes that the current is zero when $V_{ov} = 0$. However, in reality, current continues to flow by diffusion (like in a BJT) and the square-law model must be replaced with an exponential I–V relationship:

$$I_{ds} = I_{off} e^{\frac{V_{gs}}{n \cdot V_{th}}} \quad (12)$$




Figure 5. I_{ds} is exponential in the sub-threshold region.




Figure 6. Effect of V_{ds} on I_{ds} in long-channel devices.




Figure 7. Effect of V_{ds} on I_{ds} in short-channel devices (DIBL).

3 Introduction to g_m/I_D Methodology

The g_m/I_D methodology is a methodology for designing analog circuits where the transistor's bias point is critical, such as in amplifiers and current mirrors. It differs from the V_{ov} -based methodology in the following ways:

1. Its controlling variables are the device length L and g_m/I_D (not V_{ov}).
2. It uses lookup tables (not equations) to provide accurate relationships between g_m , I_D , and other parameters.
3. It accounts for strong and moderate inversion.

3.1 Physical Meaning of g_m/I_D

g_m and I_D are two important parameters in the design of many analog circuits (e.g., amplifiers).

- g_m is directly connected to several important specifications such as the GBW and noise. The larger the value of g_m , the better.
- In analog ICs, we usually set the bias current (I_D) rather than the bias voltage (V_{GS}).
- Thus, g_m/I_D tells us how much g_m we get out of a MOSFET when we invest a given I_D . Therefore, g_m/I_D serves as an indicator of how efficiently the transistor converts current into transconductance under the set bias conditions.

Note: A high g_m/I_D value does not mean that g_m itself is large. It simply means that a transistor biased at a high g_m/I_D has a larger g_m compared to a transistor biased at a lower g_m/I_D value given the same biasing current I_D .

3.2 Importance of g_m

3.2.1 Gain Bandwidth Product (GBW)

The GBW of a single-pole amplifier is the DC gain A_0 multiplied by the bandwidth $f_{3\text{db}}$. If we assume the dominant pole is located at the output node, where the load capacitance C_L is connected, then

$$\text{GBW} = A_0 \cdot f_{3\text{db}} = [g_m \cdot R_{\text{out}}] \cdot \left[\frac{1}{2\pi \cdot R_{\text{out}} \cdot C_L} \right] = \frac{g_m}{2\pi \cdot C_L}. \quad (13)$$

The larger g_m is made, the larger is the GBW for the same load capacitance.

3.2.2 Noise

Consider the common-source amplifier shown below.




Figure 8. Noise sources in a common-source amplifier.

The input referred noise voltage is given by:

$$\overline{V_{n,\text{in}}^2} = \frac{\overline{V_{n,\text{out}}^2}}{A_V^2} = \frac{\overline{I_{n,\text{out}}^2} \cdot R_D^2}{A_V^2} \quad (14)$$

where

$$\overline{I_{n,\text{out}}^2} = [\overline{I_{R_D}^2}] + [\overline{I_d^2} + \overline{I_g^2}] \quad (15)$$

$$\overline{I_{n,\text{out}}^2} = \left[\frac{4kT}{R_D} \right] + \left[4kT\gamma g_m + \frac{K}{WL C_{\text{ox}}} \frac{1}{f} \cdot g_m^2 \right] \quad (16)$$

and $A_V = -g_m \cdot R_D$.

Therefore:

$$\overline{V_{n,\text{in}}^2} = 4kT \underbrace{\left(\frac{\gamma}{g_m} + \frac{1}{g_m^2 R_D} \right)}_{\text{thermal noise}} + \underbrace{\left(\frac{K}{WL C_{\text{ox}}} \frac{1}{f} \right)}_{\text{flicker noise}} \quad (17)$$

The larger g_m is made, the smaller is the input referred noise voltage.

3.3 g_m/I_D in BJTs

Recall that the collector current in BJTs is given by:

$$I_c = I_S \cdot e^{\left(\frac{V_{be}}{V_{th}}\right)} \quad (18)$$

where V_{th} is the thermal voltage.

From this, the transconductance is derived as:

$$g_m = \frac{\partial I_c}{\partial V_{be}} = \frac{I_c}{V_{th}} \quad (19)$$

Consequently:

$$\frac{g_m}{I_c} = \frac{1}{V_{th}} \approx \frac{1}{26\text{mV}} = 38.5 \text{ S/A}, \quad (20)$$

indicating that the transconductor efficiency in BJTs is independent of the bias point.

The constant g_m/I_D in BJTs arises from the exponential nature of I_c , which in turn dictates that g_m will be of the same nature. Any increase in I_c in a BJT results in the same proportional increase in g_m (scaled by $1/V_{th}$) regardless of the bias point. On the contrary, MOSFETs exhibit a constant g_m/I_D only in the subthreshold region, where they have exponential characteristics.

4 Trends

4.1 g_m/I_D and V_{ov}

In strong inversion, the square-law model predicts that $g_m = 2I_{ds}/V_{ov}$. Thus, $g_m/I_{ds} = 2/V_{ov}$ gives a rough idea of the relationship between g_m/I_D and V_{ov} for $V_{ov} > 0$. The actual relationship is more complex, as can be seen in the plots below.




Figure 9. g_m/I_D vs. V_{ov} .




Figure 10. V_{ov} vs g_m/I_D .

g_m/I_D values typically range between 3 and 30 S/A (less than 38.5 S/A in BJTs), irrespective of the technology.

- Higher g_m/I_D values represent weak inversion.
- Midrange values, typically around 12 – 20 S/A, represent moderate inversion.
- Lower values represent strong inversion.

4.2 g_m/I_D and Transistor Width

While high g_m/I_D values represent high transconductor efficiency, they correspond to low current densities (I_D/W).

Recall that the current in weak inversion (where g_m/I_D values are the highest) has exponential characteristics. This implies the need for exponentially increasing transistor widths to achieve a specific drain current. This comes at the cost of exponentially increasing area parasitic capacitances, thus lowering (or limiting) the speed of the device.




Figure 11. The current density decreases with increasing g_m/I_D .




Figure 12. Biasing at high g_m/I_D requires exponentially increasing widths to achieve a specific drain current.

4.3 g_m/I_D and r_{ds}

Recall that the small-signal resistance is given by:

$$r_{ds} = \frac{1}{\lambda \cdot I_{ds}} \approx \frac{V_A}{I_{ds}} \quad (21)$$

This shows that r_{ds} is proportional to the Early voltage.

- Early voltage reflects how the drain current changes with drain-source voltage.
- Higher g_m/I_D values correspond to small overdrive voltages. This means that the transistor is biased closer to the subthreshold region where the transistor's current is more sensitive to changes in the output voltage, implying lower small-signal resistance and, by extension, smaller Early voltage.




Figure 13. Early voltage decreases with g_m/I_D for a given V_{ds}

- The Early voltage increases the flatter the I_D vs. V_{ds} curve is. Therefore, biasing a transistor deeper into saturation increases the Early voltage.




Figure 14. The Early voltage is very small when the transistor is biased at the edge of saturation.




Figure 15. Early voltage increases with length since $\lambda \propto \frac{1}{L}$.

4.4 g_m/I_D and V_{DSAT}

V_{DSAT} is the minimum drain-source voltage required for saturation.

- In the V_{OV} methodology, a transistor is assumed to be in saturation when $V_{ds} = V_{ov}$. However, we see from the plot below that this is only true for the case when $V_{ov} > 0.2$ (strong inversion).
- In the g_m/I_D methodology, the equivalent term is $V^* = \frac{2}{g_m/I_D}$. It is always greater than V_{DSAT} and therefore $V_{ds} \approx V^*$ guarantees that the transistor is in saturation in all regions of operation.




Figure 16. $V_{ds} \approx V^*$ guarantees that the transistor is in saturation in all regions of operation.




Figure 17. V_{DSAT} decreases with g_m/I_D since higher g_m/I_D values correspond to smaller V_{OV} .

4.5 g_m/I_D and Intrinsic Gain

The intrinsic gain of a MOSFET is given by $g_m \cdot r_{ds}$, which can be rewritten as:

$$g_m \cdot r_{ds} = \frac{g_m}{I_{ds}} \cdot \frac{I_{ds}}{g_{ds}} = \left(\frac{g_m}{I_{ds}} \right) \cdot V_A \quad (22)$$

- Early voltage, and consequently the output resistance, generally decreases with increasing g_m/I_D .
- The large Early voltage at low g_m/I_D values causes the intrinsic gain to increase rapidly before it starts saturating at higher g_m/I_D values.




Figure 18. Early voltage vs. g_m/I_D .




Figure 19. Intrinsic gain vs. g_m/I_D .

4.6 g_m/I_D and Transistor Speed

The transit frequency, f_T , is the frequency at which the current gain of the transistor becomes unity. It is a critical parameter that indicates the frequency limit for a MOSFET to act as an effective amplifier. It is determined by the gate length (L), gate capacitance (C_{gs}), carrier mobility (μ), and V_{OV} .

$$f_T = \frac{g_m}{2\pi C_{gs}} = \frac{2\mu}{2\pi \cdot C_{gs} \cdot 3L^2} V_{OV} \quad (23)$$

- The transit frequency is proportional to V_{OV} , whereas g_m/I_D is proportional to $\frac{1}{V_{OV}}$. Hence, f_T decreases with increasing g_m/I_D .
- The trade-off between g_m/I_D and f_T can be roughly translated to a tradeoff between gain and bandwidth.




Figure 20. Transist frequency decreases with g_m/I_D .




Figure 21. Transist frequency decreases with length, whereas the intrinsic gain increases with length.

5 Design Methodology

5.1 Guidelines

- **Gain:** Recall that the DC gain is given by $g_m \cdot r_{ds}$. Given a fixed current, use a large g_m/I_D for transistors whose g_m contribute to the gain to get a larger g_m .

- **Output Resistance:** Recall that the output resistance is given by $r_{ds} \approx V_A / I_D$. Since the Early voltage decreases with increasing g_m / I_D , use a small g_m / I_D for transistors that need a large output resistance.
- **Noise:** Recall that the input referred noise voltage for the common-source amplifier is given by:

$$\overline{V_{n,in}^2} = \underbrace{4kT \left(\frac{\gamma}{g_m} + \frac{1}{g_m^2 R_D} \right)}_{\text{thermal noise}} + \underbrace{\left(\frac{K}{WL C_{ox}} \frac{1}{f} \right)}_{\text{flicker noise}}$$

- The g_m in this equation is due to the scaling of the output noise voltage by $1/A_V^2$. Since A_V is proportional to g_m , use a large g_m / I_D for transistors whose g_m contribute to the gain.
- The thermal noise is also inversely proportional to R_D . If R_D is implemented via a MOSFET, use a small g_m / I_D for a large output resistance.
- The flicker noise can be reduced by increasing the device size WL . A large g_m / I_D implies a larger W and therefore low flicker noise. Further reduction in the flicker noise can be done by using longer devices.
- **Voltage Swing:** Recall that V_{DSAT} decreases with increasing g_m / I_D . Thus, use a large g_m / I_D for transistors that contribute to the determination of the voltage swing. Less voltage will be required to keep these transistors in saturation, thereby maximizing the voltage swing.
- **Matching:** A large g_m / I_D implies a larger W . A large device area translates to less random mismatch.

5.2 Transistor Sizing

When g_m can be easily deduced from design specifications, the sizing methodology is as follows:

- Determine g_m (from design specifications).
- Pick L :
 - short channel \rightarrow high speed, small area.
 - long channel \rightarrow high intrinsic gain, improved matching, ...
- Pick g_m / I_D :
 - large $g_m / I_D \rightarrow$ low power, large signal swing (low $V_{ds,sat}$).
 - small $g_m / I_D \rightarrow$ high speed, small area.
- Determine I_D (from g_m and g_m / I_D).
- Determine W (from I_D and I_D / W).