

## 8086 AND 8088 CENTRAL PROCESSING UNITS

---

Table 2-21. Instruction Set Reference Data

<b>AAA</b>	AAA (no operands) ASCII adjust for addition			Flags    O D I T S Z A P C U       U U X U X
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>
(no operands)		4	—	1    AAA
<b>AAD</b>	AAD (no operands) ASCII adjust for division			Flags    O D I T S Z A P C U       X X U X U
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>
(no operands)		60	—	2    AAD
<b>AAM</b>	AAM (no operands) ASCII adjust for multiply			Flags    O D I T S Z A P C U       X X U X U
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>
(no operands)		83	—	1    AAM
<b>AAS</b>	AAS (no operands) ASCII adjust for subtraction			Flags    O D I T S Z A P C U       U U X U X
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>
(no operands)		4	—	1    AAS

\*For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

## 8086 AND 8088 CENTRAL PROCESSING UNITS

Table 2-21. Instruction Set Reference Data (Cont'd.)

<b>ADC</b>	<b>ADC destination,source</b> Add with carry				<b>Flags</b>	O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>	
register, register		3	—	2	ADC AX, SI	
register, memory		9+EA	1	2-4	ADC DX, BETA [SI]	
memory, register		16+EA	2	2-4	ADC ALPHA [BX][SI], DI	
register, immediate		4	—	3-4	ADC BX, 256	
memory, immediate		17+EA	2	3-6	ADC GAMMA, 30H	
accumulator, immediate		4	—	2-3	ADC AL, 5	

  

<b>ADD</b>	<b>ADD destination,source</b> Addition				<b>Flags</b>	O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>	
register, register		3	—	2	ADD CX, DX	
register, memory		9+EA	1	2-4	ADD DI, [BX].ALPHA	
memory, register		16+EA	2	2-4	ADD TEMP, CL	
register, immediate		4	—	3-4	ADD CL, 2	
memory, immediate		17+EA	2	3-6	ADD ALPHA, 2	
accumulator, immediate		4	—	2-3	ADD AX, 200	

  

<b>AND</b>	<b>AND destination,source</b> Logical and				<b>Flags</b>	O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>	
register, register		3	—	2	AND AL,BL	
register, memory		9+EA	1	2-4	AND CX,FLAG WORD	
memory, register		16+EA	2	2-4	AND ASCII [DI],AL	
register, immediate		4	—	3-4	AND CX,0F0H	
memory, immediate		17+EA	2	3-6	AND BETA, 01H	
accumulator, immediate		4	—	2-3	AND AX, 0101000B	

  

<b>CALL</b>	<b>CALL target</b> Call a procedure				<b>Flags</b>	O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Examples</b>	
near-proc		19	1	3	CALL NEAR PROC	
far-proc		28	2	5	CALL FAR PROC	
memptr 16		21+EA	2	2-4	CALL PROC_TABLE [SI]	
regptr 16		16	1	2	CALL AX	
memptr 32		37+EA	4	2-4	CALL [BX].TASK [SI]	

  

<b>CBW</b>	<b>CBW (no operands)</b> Convert byte to word				<b>Flags</b>	O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>	
(no operands)		2	—	1	CBW	

\*For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

## 8086 AND 8088 CENTRAL PROCESSING UNITS

---

Table 2-21. Instruction Set Reference Data (Cont'd.).

<b>CLC</b>	<b>CLC</b> (no operands) Clear carry flag				<b>Flags</b> O D I T S Z A P C 0
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
(no operands)		2	—	1	CLC
<b>CLD</b>	<b>CLD</b> (no operands) Clear direction flag				<b>Flags</b> O D I T S Z A P C 0
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
(no operands)		2	—	1	CLD
<b>CLI</b>	<b>CLI</b> (no operands) Clear interrupt flag				<b>Flags</b> O D I T S Z A P C 0
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
(no operands)		2	—	1	CLI
<b>CMC</b>	<b>CMC</b> (no operands) Complement carry flag				<b>Flags</b> O D I T S Z A P C X
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
(no operands)		2	—	1	CMC
<b>CMP</b>	<b>CMP</b> destination,source Compare destination to source				<b>Flags</b> O D I T S Z A P C X X X X X X
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
register, register		3	—	2	CMP BX, CX
register, memory		9+EA	1	2-4	CMP DH, ALPHA
memory, register		9+EA	1	2-4	CMP [BP+2], SI
register, immediate		4	—	3-4	CMP BL, 02H
memory, immediate		10+EA	1	3-6	CMP [BX].RADAR [DI], 3420H
accumulator, immediate		4	—	2-3	CMP AL, 00010000B
<b>CMPS</b>	<b>CMPS</b> dest-string,source-string Compare string				<b>Flags</b> O D I T S Z A P C X X X X X X
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
dest-string, source-string		22	2	1	CMPS BUFF1, BUFF2
(repeat) dest-string, source-string		9+22/rep	2/rep	1	REPE CMPS ID, KEY

\*For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

## 8086 AND 8088 CENTRAL PROCESSING UNITS

Table 2-21. Instruction Set Reference Data (Cont'd.).

<b>CWD</b>	<b>CWD</b> (no operands) Convert word to doubleword				<b>Flags</b> O D I T S Z A P C
Operands		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
(no operands)		5	—	1	CWD
<b>DAA</b>	<b>DAA</b> (no operands) Decimal adjust for addition				<b>Flags</b> O D I T S Z A P C X X X X X X
Operands		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
(no operands)		4	—	1	DAA
<b>DAS</b>	<b>DAS</b> (no operands) Decimal adjust for subtraction				<b>Flags</b> O D I T S Z A P C U X X X X X
Operands		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
(no operands)		4	—	1	DAS
<b>DEC</b>	<b>DEC</b> destination Decrement by 1				<b>Flags</b> O D I T S Z A P C X X X X X X
Operands		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
reg16 reg8 memory		2 3 15+EA	— — 2	1 2 2-4	DEC AX DEC AL DEC ARRAY [SI]
<b>DIV</b>	<b>DIV</b> source Division, unsigned				<b>Flags</b> O D I T S Z A P C U U U U U U
Operands		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
reg8 reg16 mem8 mem16		80-90 144-162 (86-96) + EA (150-168) + EA	— — 1 2-4 1	2 2 2-4 2-4	DIV CL DIV BX DIV ALPHA DIV TABLE [SI]
<b>ESC</b>	<b>ESC</b> external-opcode,source Escape				<b>Flags</b> O D I T S Z A P C
Operands		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
immediate, memory immediate, register		8+EA 2	1 —	2-4 2	ESC 6,ARRAY [SI] ESC 20,AL

\*For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

## 8086 AND 8088 CENTRAL PROCESSING UNITS

---

Table 2-21. Instruction Set Reference Data (Cont'd.).

<b>HLT</b>	HLT (no operands) Halt				Flags    O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
(no operands)		2	—	1	HLT
<b>IDIV</b>	IDIV source Integer division				Flags    O D I T S Z A P C U        U U U U U
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
reg8	101-112	—	—	2	IDIV BL
reg16	165-184	—	—	2	IDIV CX
mem8	(107-118) + EA	1	—	2-4	IDIV DIVISOR_BYTE [SI]
mem16	(171-190) + EA	1	—	2-4	IDIV [BX].DIVISOR_WORD
<b>IMUL</b>	IMUL source Integer multiplication				Flags    O D I T S Z A P C X        U U U U X
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
reg8	80-98	—	—	2	IMUL CL
reg16	128-154	—	—	2	IMUL BX
mem8	(86-104) + EA	1	—	2-4	IMUL RATE_BYTE
mem16	(134-160) + EA	1	—	2-4	IMUL RATE_WORD [BP] [DI]
<b>IN</b>	IN accumulator,port Input byte or word				Flags    O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
accumulator, imm8	10	—	1	2	IN AL, 0FFEAH
accumulator, DX	8	—	1	1	IN AX, DX
<b>INC</b>	INC destination Increment by 1				Flags    O D I T S Z A P C X        X X X X
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
reg16	2	—	—	1	INC CX
reg8	3	—	—	2	INC BL
memory	15 + EA	2	—	2-4	INC ALPHA [DI] [BX]

\*For the 8086, add four clocks for each 16-bit word transfer. For the 8088, add four clocks for each 16-bit word transfer.

## 8086 AND 8088 CENTRAL PROCESSING UNITS

Table 2-21. Instruction Set Reference Data (Cont'd.)

<b>INT</b>	INT interrupt-type Interrupt				Flags    O D I T S Z A P C 0 0
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
immed8 (type = 3) immed8 (type ≠ 3)		52 51	5 5	1 2	INT 3 INT 67
<b>INTR†</b>	INTR (external maskable interrupt) Interrupt if INTR and IF=1				Flags    O D I T S Z A P C 0 0
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
(no operands)		61	7	N/A	N/A
<b>INTO</b>	INTO (no operands) Interrupt if overflow				Flags    O D I T S Z A P C 0 0
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
(no operands)		53 or 4	5	1	INTO
<b>IRET</b>	IRET (no operands) Interrupt Return				Flags    O D I T S Z A P C R R R R R R R R R R
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
(no operands)		24	3	1	IRET
<b>JA/JNBE</b>	JA/JNBE short-label Jump if above/Jump if not below nor equal				Flags    O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
short-label		16 or 4	—	2	JA ABOVE
<b>JAE/JNB</b>	JAE/JNB short-label Jump if above or equal/Jump if not below				Flags    O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
short-label		16 or 4	—	2	JAE ABOVE EQUAL
<b>JB/JNAE</b>	JB/JNAE short-label Jump if below/Jump if not above nor equal				Flags    O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
short-label		16 or 4	—	2	JB BELOW

\*For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

†INTR is not an instruction; it is included in table 2-21 only for timing information.

## 8086 AND 8088 CENTRAL PROCESSING UNITS

---

Table 2-21. Instruction Set Reference Data (Cont'd.)

<b>JBE/JNA</b>	JBE/JNA short-label Jump if below or equal/Jump if not above				Flags    O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
short-label		16 or 4	—	2	JNA NOT_ABOVE
<b>JC</b>	JC short-label Jump if carry				Flags    O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
short-label		16 or 4	—	2	JC CARRY_SET
<b>JCXZ</b>	JCXZ short-label Jump if CX is zero				Flags    O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
short-label		18 or 6	—	2	JCXZ COUNT_DONE
<b>JE/JZ</b>	JE/JZ short-label Jump if equal/Jump if zero				Flags    O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
short-label		16 or 4	—	2	JZ ZERO
<b>JG/JNLE</b>	JG/JNLE short-label Jump if greater/Jump if not less nor equal				Flags    O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
short-label		16 or 4	—	2	JG GREATER
<b>JGE/JNL</b>	JGE/JNL short-label Jump if greater or equal/Jump if not less				Flags    O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
short-label		16 or 4	—	2	JGE GREATER_EQUAL
<b>JL/JNGE</b>	JL/JNGE short-label Jump if less/Jump if not greater nor equal				Flags    O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
short-label		16 or 4	—	2	JL LESS

\*For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

## 8086 AND 8088 CENTRAL PROCESSING UNITS

Table 2-21. Instruction Set Reference Data (Cont'd.)

<b>JLE/JNG</b>	JLE/JNG short-label Jump if less or equal/Jump if not greater				Flags	O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>	
short-label		16 or 4	—	2	JNG NOT_GREATER	
<b>JMP</b>	JMP target Jump				Flags	O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>	
short-label		15	—	2	JMP SHORT	
near-label		15	—	3	JMP WITHIN_SEGMENT	
far-label		15	—	5	JMP FAR_LABEL	
memptr16		18 + EA	1	2-4	JMP [BX].TARGET	
regptr16		11	—	2	JMP CX	
memptr32		24 + EA	2	2-4	JMP OTHER.SEG [SI]	
<b>JNC</b>	JNC short-label Jump if not carry				Flags	O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>	
short-label		16 or 4	—	2	JNC NOT_CARRY	
<b>JNE/JNZ</b>	JNE/JNZ short-label Jump if not equal/Jump if not zero				Flags	O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>	
short-label		16 or 4	—	2	JNE NOT_EQUAL	
<b>JNO</b>	JNO short-label Jump if not overflow				Flags	O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>	
short-label		16 or 4	—	2	JNO NO_OVERFLOW	
<b>JNP/JPO</b>	JNP/JPO short-label Jump if not parity/Jump if parity odd				Flags	O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>	
short-label		16 or 4	—	2	JPO ODD_PARITY	
<b>JNS</b>	JNS short-label Jump if not sign				Flags	O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>	
short-label		16 or 4	—	2	JNS POSITIVE	

\*For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

## 8086 AND 8088 CENTRAL PROCESSING UNITS

---

Table 2-21. Instruction Set Reference Data (Cont'd.)

<b>JO</b>	JO short-label Jump if overflow				Flags	O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>	
short-label		16 or 4	—	2	JO SIGNED_OVRFLOW	
<b>JP/JPE</b>	JP/JPE short-label Jump if parity/Jump if parity even				Flags	O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>	
short-label		16 or 4	—	2	JPE EVEN_PARITY	
<b>JS</b>	JS short-label Jump if sign				Flags	O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>	
short-label		16 or 4	—	2	JS NEGATIVE	
<b>LAHF</b>	LAHF (no operands) Load AH from flags				Flags	O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>	
(no operands)		4	—	1	LAHF	
<b>LDS</b>	LDS destination,source Load pointer using DS				Flags	O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers</b>	<b>Bytes</b>	<b>Coding Example</b>	
reg16, mem32		16+EA	2	2-4	LDS SI,DATA.SEG [DI]	
<b>LEA</b>	LEA destination,source Load effective address				Flags	O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>	
reg16, mem16		2+EA	—	2-4	LEA BX,[BP][DI]	
<b>LES</b>	LES destination,source Load pointer using ES				Flags	O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>	
reg16, mem32		16+EA	2	2-4	LES DI,[BX].TEXT_BUFF	

\*For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

## 8086 AND 8088 CENTRAL PROCESSING UNITS

---

Table 2-21. Instruction Set Reference Data (Cont'd.)

<b>LOCK</b>	<b>LOCK</b> (no operands) Lock bus				<b>Flags</b> O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
(no operands)		2	—	1	LOCK XCHG FLAG,AL
<b>LODS</b>	<b>LODS</b> source-string Load string				<b>Flags</b> O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
source-string (repeat) source-string		12 9+13/rep	1 1/rep	1 1	LODS CUSTOMER_NAME REP LODS NAME
<b>LOOP</b>	<b>LOOP</b> short-label Loop				<b>Flags</b> O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
short-label		17/5	—	2	LOOP AGAIN
<b>LOOPE/LOOPZ</b>	<b>LOOPE/LOOPZ</b> short-label Loop if equal/Loop if zero				<b>Flags</b> O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
short-label		18 or 6	—	2	LOOPE AGAIN
<b>LOOPNE/LOOPNZ</b>	<b>LOOPNE/LOOPNZ</b> short-label Loop if not equal/Loop if not zero				<b>Flags</b> O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
short-label		19 or 5	—	2	LOOPNE AGAIN
<b>NMI†</b>	<b>NMI</b> (external nonmaskable interrupt) Interrupt if NMI = 1				<b>Flags</b> O S I T S Z A P C 0 0
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
(no operands)		50	5	N/A	N/A

\*For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

†NMI is not an instruction; it is included in table 2-21 only for timing information.

## 8086 AND 8088 CENTRAL PROCESSING UNITS

---

Table 2-21. Instruction Set Reference Data (Cont'd.)

<b>MOV</b>	<b>MOV</b> destination,source Move				<b>Flags</b> O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
memory, accumulator		10	1	3	MOV ARRAY [SI], AL
accumulator, memory		10	1	3	MOV AX, TEMP_RESULT
register, register		2	—	2	MOV AX,CX
register, memory		8+EA	1	2-4	MOV BP, STACK_TOP
memory, register		9+EA	1	2-4	MOV COUNT [DI], CX
register, immediate		4	—	2-3	MOV CL, 2
memory, immediate		10+EA	1	3-6	MOV MASK [BX] [SI], 2CH
seg-reg, reg16		2	—	2	MOV ES, CX
seg-reg, mem16		8+EA	1	2-4	MOV DS, SEGMENT_BASE
reg16, seg-reg		2	—	2	MOV BP, SS
memory, seg-reg		9+EA	1	2-4	MOV [BX].SEG_SAVE, CS

  

<b>MOVS</b>	<b>MOVS</b> dest-string,source-string Move string				<b>Flags</b> O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
dest-string, source-string (repeat) dest-string, source-string		18 9+17/rep	2 2/rep	1 1	MOVS LINE EDIT_DATA REP MOVS SCREEN, BUFFER

  

<b>MOVSB/MOVSW</b>	<b>MOVSB/MOVSW</b> (no operands) Move string (byte/word)				<b>Flags</b> O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
(no operands) (repeat) (no operands)		18 9+17/rep	2 2/rep	1 1	MOVSB REP MOVSW

  

<b>MUL</b>	<b>MUL</b> source Multiplication, unsigned				<b>Flags</b> O D I T S Z A P C X U U U U X
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
reg8 reg16 mem8 mem16		70-77 118-133 (76-83) + EA (124-139) + EA	— — 1 1	2 2 2-4 2-4	MUL BL MUL CX MUL MONTH [SI] MUL BAUD_RATE

\*For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

## 8086 AND 8088 CENTRAL PROCESSING UNITS

---

Table 2-21. Instruction Set Reference Data (Cont'd.)

<b>NEG</b>	NEG destination Negate				Flags	O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>	
register memory		3 16 + EA	— 2	2 2-4	NEG AL NEG MULTIPLIER	

\*0 if destination = 0

<b>NOP</b>	NOP (no operands) No Operation				Flags	O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>	
(no operands)		3	—	1	NOP	

<b>NOT</b>	NOT destination Logical not				Flags	O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>	
register memory		3 16 + EA	— 2	2 2-4	NOT AX NOT CHARACTER	

<b>OR</b>	OR destination,source Logical inclusive or				Flags	O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>	
register, register register, memory memory, register accumulator, immediate register, immediate memory, immediate		3 9 + EA 16 + EA 4 4 17 + EA	— 1 2 — — 2	2 2-4 2-4 2-3 3-4 3-6	OR AL, BL OR DX, PORT_ID [DI] OR FLAG_BYTE, CL OR AL, 01101100B OR CX,01H OR [BX].CMD_WORD,0CFH	

<b>OUT</b>	OUT port, accumulator Output byte or word				Flags	O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>	
immed8, accumulator DX, accumulator		10 8	1 1	2 1	OUT 44, AX OUT DX, AL	

<b>POP</b>	POP destination Pop word off stack				Flags	O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>	
register seg-reg (CS illegal) memory		8 8 17 + EA	1 1 2	1 1 2-4	POP DX POP DS POP PARAMETER	

\*For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

## 8086 AND 8088 CENTRAL PROCESSING UNITS

---

Table 2-21. Instruction Set Reference Data (Cont'd.)

<b>POPF</b>	POPF (no operands) Pop flags off stack				Flags    O D I T S Z A P C R R R R R R R R R R
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
(no operands)		8	1	1	POPF
<b>PUSH</b>	PUSH source Push word onto stack				Flags    O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
register seg-reg (CS legal) memory		11 10 16 + EA	1 1 2	1 1 2-4	PUSH SI PUSH ES PUSH RETURN_CODE [SI]
<b>PUSHF</b>	PUSHF (no operands) Push flags onto stack				Flags    O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
(no operands)		10	1	1	PUSHF
<b>RCL</b>	RCL destination,count Rotate left through carry				Flags    O D I T S Z A P C X                      X
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
register, 1 register, CL memory, 1 memory, CL		2 8 + 4/bit 15 + EA 20 + EA + 4/bit	— — 2 2	2 2 2-4 2-4	RCL CX, 1 RCL AL, CL RCL ALPHA, 1 RCL [BP].PARM, CL
<b>RCR</b>	RCR designation,count Rotate right through carry				Flags    O D I T S Z A P C X                      X
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
register, 1 register, CL memory, 1 memory, CL		2 8 + 4/bit 15 + EA 20 + EA + 4/bit	— — 2 2	2 2 2-4 2-4	RCR BX, 1 RCR BL, CL RCR [BX].STATUS, 1 RCR ARRAY [DI], CL
<b>REP</b>	REP (no operands) Repeat string operation				Flags    O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
(no operands)		2	—	1	REP MOVS DEST, SRCE

\* For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

## **8086 AND 8088 CENTRAL PROCESSING UNITS**

**Table 2-21. Instruction Set Reference Data (Cont'd.)**

RET	RET optional-pop-value Return from procedure			Flags	O D I T S Z A P C		
Operands	Clocks	Transfers*	Bytes	Coding Example			
(intra-segment, no pop)	8	1	1	RET			
(intra-segment, pop)	12	1	3	RET	4		
(inter-segment, no pop)	18	2	1	RET			
(inter-segment, pop)	17	2	3	RET	2		

\*For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

## 8086 AND 8088 CENTRAL PROCESSING UNITS

---

Table 2-21. Instruction Set Reference Data (Cont'd.).

<b>SAL/SHL</b>		SAL/SHL destination,count Shift arithmetic left/Shift logical left			<b>Flags</b>	O D I T S Z A P C	
Operands		Clocks	Transfers*	Bytes	Coding Examples		
register,1 register, CL memory,1 memory, CL		2 8+4/bit 15+EA 20+EA+ 4/bit	— — 2 2	2 2 2-4 2-4	SAL AL,1 SHL DI, CL SHL [BX].OVERDRAW, 1 SAL STORE_COUNT, CL		X X
<b>SAR</b>		SAR destination,source Shift arithmetic right			<b>Flags</b>	O D I T S Z A P C	
Operands		Clocks	Transfers*	Bytes	Coding Example		
register, 1 register, CL memory, 1 memory, CL		2 8+4/bit 15+EA 20+EA+ 4/bit	— — 2 2	2 2 2-4 2-4	SAR DX, 1 SAR DI, CL SAR N_BLOCKS, 1 SAR N_BLOCKS, CL		X X U X X
<b>SBB</b>		SBB destination,source Subtract with borrow			<b>Flags</b>	O D I T S Z A P C	
Operands		Clocks	Transfers*	Bytes	Coding Example		
register, register register, memory memory, register accumulator, immediate register, immediate memory, immediate		3 9+EA 16+EA 4 4 17+EA	— 1 2 — — 2	2 2-4 2-4 2-3 3-4 3-6	SBB BX, CX SBB DI, [BX].PAYMENT SBB BALANCE, AX SBB AX, 2 SBB CL, 1 SBB COUNT [SI], 10		X X X X X X
<b>SCAS</b>		SCAS dest-string Scan string			<b>Flags</b>	O D I T S Z A P C	
Operands		Clocks	Transfers*	Bytes	Coding Example		
dest-string (repeat) dest-string		15 9+15/rep	1 1/rep	1 1	SCAS INPUT_LINE REPNE SCAS BUFFER		
<b>SEGMENT†</b>		SEGMENT override prefix Override to specified segment			<b>Flags</b>	O D I T S Z A P C	
Operands		Clocks	Transfers*	Bytes	Coding Example		
(no operands)		2	—	1	MOV SS:PARAMETER, AX		

\*For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

†ASM-86 incorporates the segment override prefix into the operand specification and not as a separate instruction. SEGMENT is included in table 2-21 only for timing information.

## 8086 AND 8088 CENTRAL PROCESSING UNITS

---

Table 2-21. Instruction Set Reference Data (Cont'd.)

<b>SHR</b>	<b>SHR</b> destination,count Shift logical right				<b>Flags</b> O D I T S Z A P C X X
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
register, 1		2	—	2	SHR SI, 1
register, CL		8 + 4/bit	—	2	SHR SI, CL
memory, 1		15 + EA	2	2-4	SHR ID_BYTE [SI] [BX], 1
memory, CL		20 + EA + 4/bit	2	2-4	SHR INPUT_WORD, CL
<b>SINGLE STEP†</b>	<b>SINGLE STEP</b> (Trap flag interrupt) Interrupt if TF = 1				<b>Flags</b> O D I T S Z A P C 0 0
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
(no operands)		50	5	N/A	N/A
<b>STC</b>	<b>STC</b> (no operands) Set carry flag				<b>Flags</b> O D I T S Z A P C 1
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
(no operands)		2	—	1	STC
<b>STD</b>	<b>STD</b> (no operands) Set direction flag				<b>Flags</b> O D I T S Z A P C 1
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
(no operands)		2	—	1	STD
<b>STI</b>	<b>STI</b> (no operands) Set interrupt enable flag				<b>Flags</b> O D I T S Z A P C 1
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
(no operands)		2	—	1	STI
<b>STOS</b>	<b>STOS</b> dest-string Store byte or word string				<b>Flags</b> O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>
dest-string (repeat) dest-string		11 9 + 10/rep	1 1/rep	1 1	STOS PRINT_LINE REP STOS DISPLAY

\*For the 8086, add four clocks for each 16-bit word transfer. For the 8088, add four clocks for each 16-bit word transfer.

†SINGLE STEP is not an instruction; it is included in table 2-21 only for timing information.

## 8086 AND 8088 CENTRAL PROCESSING UNITS

---

Table 2-21. Instruction Set Reference Data (Cont'd.)

<b>SUB</b>	<b>SUB</b> destination,source Subtraction				<b>Flags</b>	O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>	
register, register		3	—	2	SUB CX, BX	
register, memory		9 + EA	1	2-4	SUB DX, MATH_TOTAL [SI]	
memory, register		16 + EA	2	2-4	SUB [BP+2], CL	
accumulator, immediate		4	—	2-3	SUB AL, 10	
register, immediate		4	—	3-4	SUB SI, 5280	
memory, immediate		17 + EA	2	3-6	SUB [BP].BALANCE, 1000	

  

<b>TEST</b>	<b>TEST</b> destination,source Test or non-destructive logical and				<b>Flags</b>	O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>	
register, register		3	—	2	TEST SI, DI	
register, memory		9 + EA	1	2-4	TEST SI, END_COUNT	
accumulator, immediate		4	—	2-3	TEST AL, 0010000B	
register, immediate		5	—	3-4	TEST BX, 0CC4H	
memory, immediate		11 + EA	—	3-6	TEST RETURN_CODE, 01H	

  

<b>WAIT</b>	<b>WAIT</b> (no operands) Wait while TEST pin not asserted				<b>Flags</b>	O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>	
(no operands)		3 + 5n	—	1	WAIT	

  

<b>XCHG</b>	<b>XCHG</b> destination,source Exchange				<b>Flags</b>	O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>	
accumulator, reg16		3	—	1	XCHG AX, BX	
memory, register		17 + EA	2	2-4	XCHG SEMAPHORE, AX	
register, register		4	—	2	XCHG AL, BL	

  

<b>XLAT</b>	<b>XLAT</b> source-table Translate				<b>Flags</b>	O D I T S Z A P C
<b>Operands</b>		<b>Clocks</b>	<b>Transfers*</b>	<b>Bytes</b>	<b>Coding Example</b>	
source-table		11	1	1	XLAT ASCII_TAB	

\*For the 8086, add four clocks for each 16-bit word transfer. For the 8088, add four clocks for each 16-bit word transfer.

## 8086 AND 8088 CENTRAL PROCESSING UNITS

---

Table 2-21. Instruction Set Reference Data (Cont'd.).

<b>XOR</b>	XOR destination,source Logical exclusive or			<b>Flags</b>	O	D	I	T	S	Z	A	P	C
	Operands	Clocks	Transfers*		0	X	X	U	X	0			
register, register		3	—		2						XOR CX, BX		
register, memory		9 + EA	1		2-4						XOR CL, MASK_BYTE		
memory, register		16 + EA	2		2-4						XOR ALPHA [SI], DX		
accumulator, immediate		4	—		2-3						XOR AL, 01000010B		
register, immediate		4	—		3-4						XOR SI, 00C2H		
memory, immediate		17 + EA	2		3-6						XOR RETURN_CODE, 0D2H		

\*For the 8086, add four clocks for each 16-bit word transfer. For the 8088, add four clocks for each 16-bit word transfer.