## **DATA TRANSFER GROUP**

## Move Move Move (cont) Immediate AA 7F E.A 5F A. byte 3E A.B 78 E.B 58 B, byte 06 A.C 79 F.C 59 C, byte 0E A,D 7A MOV-E.D 5A D, byte 16 A.E 7B E,E 5B E, byte 1E A.H 7C E.H 5C H, byte 26 5D A.L 7D E,L L, byte 2E A.M 7E E.M 5E M, byte 36 B,A 47 Гн.а 67 H,B B,B 60 40 Load H.C B,C 41 61 Immediate MOV- H.D 62 MOV- B,D 42 H.E 63 B,E 43 B, dble B,H 44 H,H 64 D. dble 11 H.L 65 B.L 45 H, dble 21 B.M 46 Н,М 66 SP, dble 31 6F C,A 4F L.A L,B 68 C,B 48 Load/Store C.C 49 L,C 69 LDAX B 0A MOV-C,D 4A MOV- L.D 6A LDAX D 1A C.E 4B L,E 6B LHLD adr 2A L,H 6C C.H 4C LDA adr 3A C.L 4D L,L 6D STAX B 02 C,M 4E L.M 6E STAX D 12 M.A 77 D,A 57 SHLD adr 22 M,B D,B 50 70 STA adr 32 MOV-M,C 71 D,C 51 MOV-M.D 72 D,D 52 D,E 53 M.E 73 M.H 74 D,H 54 M,L 75 D,L 55 D,M 56 XCHG EΒ

- byte = constant, or logical/arithmetic expression that evaluates to an 8-bit data quantity. (Second byte of 2-byte instructions).
- dble = constant, or logical/arithmetic expression that evaluates to a 16-bit data quantity. (Second and Third bytes of 3-byte instructions).

adr = 16-bit address (Second and Third bytes of 3-byte instructions).

- \* = all flags (C, Z, S, P, AC) affected.
- \*\* = all flags except CARRY affected; (exception: INX and DCX affect no flags).
- † = only CARRY affected.

All mnemonics copyright @Intel Corporation 1976.

## Add\* Increment\*\* Logical\* 87 3C Α7 Α В 80 В 04 В A0 C 81 С 0C C A1 INR ADD D 82 D 14 ANA-D A2 Ε 83 Ε 1C Ε АЗ 84 H 24 H A4 L 2C 85 A5 M M 86 34 М A6 Α 8F В 03 Α AF INX -D 13 В 88 В A8 Н 23 C 89 С A9 ADC-SP 33 D 8A XRA-D AA 8B Е AB E Н 8C Н AC Decrement\*\* 8D Ĭ. AD М 8E M ΑE 3D A B7 05 В Subtract\* В B0 C 0D С B1 DCR-15 D 97 Α ORA-D B2 1D Е В 90 Ε B3 Н 25 С 91 Н В4 2D L SUB-D 92 L B5 М 35 93 Ε М В6 В 0B н 94 BF Α 95 DCX-D 1B L В В8 2B M 96 Н С В9 SP 3B Α 9F CMP- D BA 98 В E BB С 99 Specials Н BC SBB -D 9A L BD Ε 9B DAA\* 27 м ве 9C Н CMA 2F 9D STCT 37 Arith & Logical M 9E CMC† 3F Immediate ADI byte C6 ACI byte CE Double Add † Rotate † SUI byte D6 SBI byte DE В 09 RLC 07 ANI byte E6 DAD D 19 RRC 0F XRI byte EE Н 29 RAL 17 ORI byte F6 SP 39 RAR 1F

CPI byte FE

ARITHMETIC AND LOGICAL GROUP

GROUP	MACHINE CONTROL	REFERENCE (Cont.)
Jump	Stack Ops	Pseudo Instruction
JMP adr C3	Гв c5	General:
JNZ adr C2		ORG
JZ adr CA	PUSH D D5 H E5	END
JNC adr D2	L PSW F5	EQU
JC adr DA	_	SET
JPO adr E2	B C1 POP D D1	DS
JPE adr EA	POP - D D1 H E1	DB
JP adr F2	L PSW* F1	DW
JM adr FA	=	
PCHL E9	XTHL E3	Macros:
	SPHL F9	MACRO
Call		ENDM
CALL adr CD	11/0-11	LOCAL
CNZ adr C4	Input/Output	REPT
CZ adr CC	OUT but- DO	IRP
CNC adr D4	OUT byte D3	IRPC
CC adr DC	IN byte DB	EXITM
CPO adr E4		
CPE adr EC	Control	Relocation:
CP adr F4		
CM adr FC	DI F3	ASEG NAME
	EI FB	DSEG STKLN CSEG STACK
Return	NOP 00	CSEG STACK PUBLIC MEMORY
RET C9	HLT 76	EXTRN
RNZ CO		EXTRIV
RZ C8		CINI
RNC D0	New Instructions	Conditional Assembly:
RC D8	(8085 Only)	100
RPO E0	DIM 00	IF
RPE E8	RIM 20 SIM 30	ELSE
RP F0	SIM 30	ENDIF
RM F8		
INVI 10	ASSEMBLER	Constant Definition
Restart	REFERENCE	OBDH 1
-		1AH Hex
0 C7	Operators	1050 7
1 CF	v, i	Decimal
2 D7	NUL	105 ]
RST - 3 DF	LOW, HIGH	720 - Octal
2 D7 3 DF 4 E7 5 EF	*./, MOD, SHL, SHR	/2Q _
5 EF	+, -	11011B Binary
6 F7	NOT	00110BJ
L 7 FF	AND	'TEST' L ASC''
	OR, XOR	0BDH Hex  105D Decimal  720 Octal  11011B Binary  7EST ASCII

I/O AND

**ASSEMBLER** 

**BRANCH CONTROL**