Spirit Level Reaction Time Tester

Hardware Design


Group 25


Ameya Thete
Gourav Saha
Ishita Jaiswal
Ishika Parihar
Pranav Ballaney
Saransh Gokhale

Table of Contents

High-Level Block Diagram	03
8284 Clock Generator	04
Intel 8086	05
System Bus of 8086 (Address and Data)	06
System Bus of 8086 (Control)	07
Memory Interfacing	08
I/O Interfacing	09
7447 BCD-to-seven-segment Decoder	10
8255 Programmable Peripheral Interface	11
8254 Programmable Interval Timer	12
8259 Programmable Interrupt Controller	13


A High-Level Block Diagram for the system






Signals Generated


- CLK at 5MHz
- PCLK at 2.5 MHz
- RESET





Intel 8086




System Bus of 8086 (Address and Data)













Memory Decoder and Memory Chip Connections









I/O Decoder and I/O Devices



BCD-to-seven-segment Decoder Connections





Intel 8254 Programmable Interval Counter

Addresses

- Counter 0: 08h
- Counter 1: 0Ah
- Counter 2: 0Ch
- Control Register: 0Eh

Configuration


- Counter 0: Mode 2 (Seed: 161d)
- Counter 1: Mode 2 (Seed: 62500d)
- Counter 2: Mode 2
 - Seed: 160d + readout from C0 (Random delay)
 - 2. Seed: 2d for 50ms interrupt

Outputs

- OUT₀ not used
- OUT₁ at 40 Hz
- OUT₂ at
 - 1. 0.25Hz 0.125Hz (random delay)
 - 2. 20 Hz (for lighting every successive LED)

Inputs

- IR1: STOP Switch
- IR2: C2 OUT (OUT from counter 2)
- IR3: START Switch



Intel 8259 Programmable Interrupt Controller