# **Spirit Level Reaction Time Tester**

Hardware Design


### Group 25


Ameya Thete
Gourav Saha
Ishita Jaiswal
Ishika Parihar
Pranav Ballaney
Saransh Gokhale

# Table of Contents

High-Level Block Diagram	03
8284 Clock Generator	04
Intel 8086	05
System Bus of 8086 (Address and Data)	06
System Bus of 8086 (Control)	07
Memory Interfacing	08
I/O Interfacing	09
7447 BCD-to-seven-segment Decoder	10
8255 Programmable Peripheral Interface	11
8254 Programmable Interval Timer	12
8259 Programmable Interrupt Controller	13


#### A High-Level Block Diagram for the system






#### **Signals Generated**


- CLK at 5MHz
- PCLK at 2.5 MHz
- RESET
- READY




**Intel 8086** 




#### System Bus of 8086 (Address and Data)













**Memory Decoder and Memory Chip Connections** 









I/O Decoder and I/O Devices



**BCD-to-seven-segment Decoder Connections** 





**Intel 8254 Programmable Interval Timer** 

#### **Addresses**

- Counter 0: 08h
- Counter 1: 0Ah
- Counter 2: 0Ch
- Control Register: 0Eh

#### **Configuration**

- Counter 0: Mode 2 (Value: 160d)
- Counter 1: Mode 2 (Value: 62500d)
- Counter 2: Mode 2
  - Value: 160d + readout from C0 (Random delay)
  - 2. Value: 1d for 50ms interrupt


#### **Outputs**

- OUT<sub>0</sub> not used
- OUT<sub>1</sub> at 40 Hz
- OUT<sub>2</sub> at
  - 0.25Hz 0.125Hz (random delay)
     (Time period: 4 8 seconds)
  - 20 Hz (for lighting every successive LED)
     (Time period: 50ms)

#### **Inputs**

**Addresses** 

- IR0: STOP Switch
- IR1: C2 OUT (OUT from counter 2)
- IR2: START Switch



Intel 8259 Programmable Interrupt Controller

## 10h - 12h