Microprocessor System Design

ECE 485/585

Mark G. Faust

Microprocessor System Design

Introduction

Part of Two Quarter Sequence

- ECE 485/585 Microprocessor System Design
 - System Issues

Memory

Caches

Virtual Memory

Buses

• I/O Devices: Disks

Reliability

Not a course on microprocessors (ECE 371)

Not a course on interfacing (ECE 372)

Assumes familiarity with at least one microprocessor

Comfortable with (generic) assembly language

- ECE 486/586 Computer Architecture
 - Processor Oriented
 - CPU Datapath and Control
 - Computer Arithmetic
 - Pipelining
 - Branch Prediction
 - Performance Measurement

Quick Survey

- Taken an operating systems course?
- Which microprocessor family are you familiar with?
 - Intel x86
 - ARM
 - MIPS
 - Other
- C/C++ Programming
- Verilog? VHDL?
- Have you heard of, can you define/explain...
 - Two way set associative cache
 - Demand paged virtual memory
 - Vectored interrupt
 - TLB

Are caches desirable?

Computer architecture doesn't arise in a vacuum. It's a consequence of the constraints imposed by the real world technology and components (e.g. microprocessors, memory, disk, I/O devices) that are available (e.g. memory) or demanded by the market (e.g. wireless, graphics). For example, if you had terabytes of persistent storage with access times of 1ns you'd have little need for L1, L2 caches, swapping, etc.

Just like building architecture, we're dealing with the materials (components, subsystems). The pyramids weren't made of timber. So, you'll find architectural decisions from past designs that wouldn't necessarily be made the same way today.






This Course

- No textbook
 - No single book or even half dozen books covers the content
 - Some content is so current no textbooks cover the material yet
 - Trade-off between timely publication and accuracy
- Will rely on
 - Lecture slides
 - Links to articles, websites, datasheets
- Lots of real world examples
 - Latest technology
 - Not always
 - Concepts sometimes more easily introduced and understood in context of older, simpler systems
 - Same techniques often used in more recent systems
 - In some cases the functionality is preserved intact
 - Studying both older and newer systems allows us to see the evolution of features over time and understand the reasons for that evolution



Evolution of Intel Microprocessors



Intel 4004 (November 1971) [2,300 transistors]

8086: 29,000 Xeon: 286,000,000

386SL




Intel Pentium P4 [55,000,000 transistors]

Class Web Site

www.ece.pdx.edu/~faustm/ece485

Finite State Machines Review


T-bird tail-lights example



State diagram


Inputs: LEFT, RIGHT, HAZ


Outputs: Six lamps (function of state only)




Encoded or One-Hot?

- Encoded
 - 8 states
 - $-2^3 = 8$
 - Need 3 flip flops
 - Need to determine state assignment
- One-hot
 - Dedicate a flip flop per state
 - Need 8 flip flops






Implementation (Encoded, Moore Machine)



Output logic

State	LC	LB	LA	RA	RB	RC
IDLE	0	0	0	0	0	0
L1	0	0	1	0	0	0
L2	0	1	1	0	0	0
L3	1	1	1	0	0	0
R1	0	0	0	1	0	0
R2	0	0	0	1	1	0
R3	0	0	0	1	1	1
LR3	1	1	1	1	1	1



State	Q2	Q1	Q0
IDLE	0	0	0
L1	0	0	1
L2	0	1	1
L3	0	1	0
R1	1	0	1
R2	1	1	1
R3	1	1	0
LR3	1	0	0

$$LC = Q2' \cdot Q1 \cdot Q0' + Q2 \cdot Q1' \cdot Q0'$$

$$LB = Q2' \cdot Q1 \cdot Q0 + Q2' \cdot Q1 \cdot Q0' + Q2 \cdot Q1' \cdot Q0'$$

$$LA = Q2' \cdot Q1' \cdot Q0 + Q2' \cdot Q1 \cdot Q0 + Q2' \cdot Q1 \cdot Q0' + Q2 \cdot Q1' \cdot Q0'$$

$$RA = Q2 \cdot Q1' \cdot Q0 + Q2 \cdot Q1 \cdot Q0 + Q2 \cdot Q1 \cdot Q0' + Q2 \cdot Q1' \cdot Q0'$$

$$RB = Q2 \cdot Q1 \cdot Q0 + Q2 \cdot Q1 \cdot Q0' + Q2 \cdot Q1' \cdot Q0'$$

$$RC = Q2 \cdot Q1 \cdot Q0' + Q2 \cdot Q1' \cdot Q0'$$

Next State Logic

State transition table for encoded states

State	Q2	Q1	Q0
IDLE	0	0	0
L1	0	0	1
L2	0	1	1
L3	0	1	0
R1	1	0	1
R2	1	1	1
R3	1	1	0
LR3	1	0	0

s	Q2	Q1	Q0	Transition Expression	S*	Q2*	Q1*	Q0*
IDLE	0	0	0	(LEFT + RIGHT + HAZ)'	IDLE	0	0	0
IDLE	0	0	0	LEFT · HAZ' · RIGHT'	L1	0	0	1
IDLE	0	0	0	HAZ + LEFT · RIGHT	LR3	1	0	0
IDLE	0	0	0	RIGHT · HAZ' · LEFT'	R1	1	0	1
L1	0	0	1	HAZ'	L2	0	1	1
L1	0	0	1	HAZ	LR3	1	0	0
L2	0	1	1	HAZ'	L3	0	1	0
L2	0	1	1	HAZ	LR3	1	0	0
L3	0	1	0	1	IDLE	0	0	0
R1	1	0	1	HAZ'	R2	1	1	1
R1	1	0	1	HAZ	LR3	1	0	0
R2	1	1	1	HAZ'	R3	1	1	0
R2	1	1	1	HAZ	LR3	1	0	0
R3	1	1	0	1	IDLE	0	0	0
LR3	1	0	0	1	IDLE	0	0	0

- Next step depends on implementation choice
 - Synthesize or Structural with choice of FFs

Transition Equations

s	Q2	Q1	Q0	Transition Expression	S*	Q2*	Q1*	Q0*
IDLE	0	0	0	(LEFT + RIGHT + HAZ)'	IDLE	0	0	0
IDLE	0	0	0	LEFT · HAZ' · RIGHT'	L1	0	0	1
IDLE	0	0	0	HAZ + LEFT · RIGHT	LR3	1	0	0
IDLE	0	0	0	RIGHT · HAZ' · LEFT'	R1	1	0	1
L1	0	0	1	HAZ'	L2	0	1	1
L1	0	0	1	HAZ	LR3	1	0	0
L2	0	1	1	HAZ'	L3	0	1	0
L2	0	1	1	HAZ	LR3	1	0	0
L3	0	1	0	1	IDLE	0	0	0
R1	1	0	1	HAZ'	R2	1	1	1
R1	1	0	1	HAZ	LR3	1	0	0
R2	1	1	1	HAZ'	R3	1	1	0
R2	1	1	1	HAZ	LR3	1	0	0
R3	1	1	0	1	IDLE	0	0	0
LR3	1	0	0	1	IDLE	0	0	0

```
Q2* = Q2'·Q1'·Q0'·(HAZ + LEFT·RIGHT)
+ Q2'·Q1'·Q0'·(RIGHT·HAZ'·LEFT')
+ Q2'·Q1'·Q0·(HAZ)
+ Q2'·Q1 · Q0·(HAZ)
+ Q2 · Q1'·Q0·(HAZ')
+ Q2 · Q1'·Q0·(HAZ')
+ Q2 · Q1 · Q0·(HAZ)
+ Q2 · Q1 · Q0·(HAZ)
+ Q2 · Q1 · Q0·(HAZ)
```

Transition Equations

s	Q2	Q1	Q0	Transition Expression	S*	Q2*	Q1*	Q0*
IDLE	0	0	0	(LEFT + RIGHT + HAZ)'	IDLE	0	0	0
IDLE	0	0	0	LEFT · HAZ' · RIGHT'	L1	0	0	1
IDLE	0	0	0	HAZ + LEFT · RIGHT	LR3	1	0	0
IDLE	0	0	0	RIGHT · HAZ' · LEFT'	R1	1	0	1
L1	0	0	1	HAZ'	L2	0	1	1
L1	0	0	1	HAZ	LR3	1	0	0
L2	0	1	1	HAZ'	L3	0	1	0
L2	0	1	1	HAZ	LR3	1	0	0
L3	0	1	0	1	IDLE	0	0	0
R1	1	0	1	HAZ'	R2	1	1	1
R1	1	0	1	HAZ	LR3	1	0	0
R2	1	1	1	HAZ'	R3	1	1	0
R2	1	1	1	HAZ	LR3	1	0	0
R3	1	1	0	1	IDLE	0	0	0
LR3	1	0	0	1	IDLE	0	0	0

$$Q1* = Q2' \cdot Q1' \cdot Q0 \cdot (HAZ')$$


+ $Q2' \cdot Q1 \cdot Q0 \cdot (HAZ')$
+ $Q2 \cdot Q1' \cdot Q0 \cdot (HAZ')$
+ $Q2 \cdot Q1 \cdot Q0 \cdot (HAZ')$

Transition Equations


s	Q2	Q1	Q0	Transition Expression	S*	Q2*	Q1*	Q0*
IDLE	0	0	0	(LEFT + RIGHT + HAZ)'	IDLE	0	0	0
IDLE	0	0	0	LEFT · HAZ' · RIGHT'	L1	0	0	1
IDLE	0	0	0	HAZ + LEFT · RIGHT	LR3	1	0	0
IDLE	0	0	0	RIGHT · HAZ' · LEFT'	R1	1	0	1
L1	0	0	1	HAZ'	L2	0	1	1
L1	0	0	1	HAZ	LR3	1	0	0
L2	0	1	1	HAZ'	L3	0	1	0
L2	0	1	1	HAZ	LR3	1	0	0
L3	0	1	0	1	IDLE	0	0	0
R1	1	0	1	HAZ'	R2	1	1	1
R1	1	0	1	HAZ	LR3	1	0	0
R2	1	1	1	HAZ'	R3	1	1	0
R2	1	1	1	HAZ	LR3	1	0	0
R3	1	1	0	1	IDLE	0	0	0
LR3	1	0	0	1	IDLE	0	0	0

Q0* = Q2' · Q1' · Q0' · (LEFT · HAZ' · RIGHT')
+ Q2' · Q1' · Q0' · (RIGHT · HAZ' · LEFT')
+ Q2' · Q1' · Q0 · (HAZ')
+ Q2 · Q1' · Q0 · (HAZ')
$$Q0* = Q2' \cdot Q1' \cdot Q0' \cdot HAZ' \cdot (LEFT \oplus RIGHT)$$
+ Q1' · Q0 · HAZ'


Implementation (Encoded, Moore Machine)



How Fast Can the Clock Be?




Clock Skew



Even with careful routing, clock will not arrive at all FFs at the same time. This skew in clock arrival time affects max clock rate.

 $Clock \ Period_{min} = FF \ t_{pd} + FF \ t_{setup} + C \ t_{pd} + t_{skew}$



One-Hot

IDLE* = IDLE · (HAZ + LEFT + RIGHT)' + L3 + R3 + LR3

L1* = IDLE · LEFT · HAZ' · RIGHT'

 $R1^* = IDLE \cdot RIGHT \cdot HAZ' \cdot LEFT'$


 $L2* = L1 \cdot HAZ'$

 $R2^* = R1 \cdot HAZ'$

 $L3* = L2 \cdot HAZ'$

 $R3^* = R2 \cdot HAZ'$

 $LR3* = IDLE \cdot (HAZ + LEFT \cdot RIGHT) + (L1 + L2 + R1 + R2) \cdot HAZ$



S Transition Expression S* IDLE (LEFT + RIGHT + HAZ)' IDLE IDLE LEFT · HAZ' · RIGHT' L1 IDLE HAZ + LEFT · RIGHT LR3 IDLE RIGHT · HAZ' · LEFT' R1 L1 HAZ' L2 L1 HAZ LR3 L2 HAZ' LR3 L3 1 IDLE R1 HAZ' R2 R1 HAZ LR3 R2 HAZ' R3 R2 HAZ LR3 R3 1 IDLE LR3 1 IDLE			
DLE	s	Transition Expression	S*
IDLE HAZ + LEFT · RIGHT LR3 IDLE RIGHT · HAZ' · LEFT' R1 L1 HAZ' L2 L1 HAZ LR3 L2 HAZ' L3 L2 HAZ LR3 L3 1 IDLE R1 HAZ' R2 R1 HAZ LR3 R2 HAZ' R3 R2 HAZ LR3 R3 1 IDLE	IDLE	(LEFT + RIGHT + HAZ)'	IDLE
IDLE RIGHT · HAZ' · LEFT' R1 L1 HAZ' L2 L1 HAZ LR3 L2 HAZ' L3 L2 HAZ LR3 L3 1 IDLE R1 HAZ' R2 R1 HAZ LR3 R2 HAZ' R3 R2 HAZ LR3 R3 R3 IDLE	IDLE	LEFT · HAZ' · RIGHT'	L1
L1 HAZ' L2 L1 HAZ LR3 L2 HAZ' L3 L2 HAZ LR3 L3 1 IDLE R1 HAZ' R2 R1 HAZ LR3 R2 HAZ' R3 R2 HAZ' R3 R3 R3 R3 1 IDLE	IDLE	HAZ + LEFT · RIGHT	LR3
L1 HAZ LR3 L2 HAZ' L3 L2 HAZ LR3 L3 1 IDLE R1 HAZ' R2 R1 HAZ LR3 R2 HAZ' R3 R2 HAZ LR3 R3 1 IDLE	IDLE	RIGHT · HAZ' · LEFT'	R1
L2 HAZ' L3 L2 HAZ LR3 L3 1 IDLE R1 HAZ' R2 R1 HAZ LR3 R2 HAZ' R3 R2 HAZ LR3 R3 1 IDLE	L1	HAZ'	L2
L2 HAZ LR3 L3 1 IDLE R1 HAZ' R2 R1 HAZ LR3 R2 HAZ' R3 R2 HAZ LR3 R3 1 IDLE	L1	HAZ	LR3
L3 1 IDLE R1 HAZ' R2 R1 HAZ LR3 R2 HAZ' R3 R2 HAZ LR3 R3 1 IDLE	L2	HAZ'	L3
R1 HAZ' R2 R1 HAZ LR3 R2 HAZ' R3 R2 HAZ LR3 R3 1 IDLE	L2	HAZ	LR3
R1 HAZ LR3 R2 HAZ' R3 R2 HAZ LR3 R3 1 IDLE	L3	1	IDLE
R2 HAZ' R3 R2 HAZ LR3 R3 1 IDLE	R1	HAZ'	R2
R2 HAZ LR3 R3 1 IDLE	R1	HAZ	LR3
R3 1 IDLE	R2	HAZ'	R3
1	R2	HAZ	LR3
LR3 1 IDLE	R3	1	IDLE
	LR3	1	IDLE

Better Still – Behavioral Verilog

```
parameter
                IDLE = 8'b00000001.
                                                 L2: begin
                L1 = 8'b00000010,
                                                   if (Hazard)
                                                                                                           L2
                L2 = 8'b00000100.
                                                     NextState = LR3;
                L3 = 8'b00001000,
                                                   else
                R1 = 8'b00010000.
                                                     NextState = L3:
                                                                                                                       HAZ'
                                                                                             HAZ'
                                                                                                                                          HAZ
                R2 = 8'b00100000,
                                                   end
                R3 = 8'b01000000.
                LR3 = 8'b10000000;
                                                 L3: begin
                                                   NextState = IDLE;
reg [7:0] State, NextState;
                                                   end
                                                                                       L3
                                                                                                                              L1
                                                                                                   LEFT · HAZ' · RIGHT'
case (State)
                                                 R1: begin
                                                                                                                                          HAZ
 IDLE:
                                                   if (Hazard)
                                                     NextState = LR3:
   begin
                                                                           (LEFT + RIGHT + HAZ)
   if (Hazard | | Left && Right)
                                                   else
      NextState = LR3;
                                                     NextState = R2:
                                                                                                                     HAZ + LEFT · RIGHT
   else if (Left)
                                                   end
                                                                                                          IDLE
                                                                                                                                                  LR3
      NextState = L1;
   else if (Right)
                                                 R2: begin
      NextState = R1;
                                                   if (Hazard)
   else
                                                     NextState = LR3;
                                                                                                                                          HAZ
                                                                                                 RIGHT · HAZ' · LEFT'
      NextState = IDLE;
                                                   else
                                                     NextState = R3;
   end
                                                   end
                                                                                       R3
                                                                                                                              R1
 L1: begin
   if (Hazard)
                                                 R3: begin
      NextState = LR3;
                                                   NextState = IDLE;
   else
                                                   end
                                                                                                                       HAZ'
                                                                                                                                          HAZ
                                                                                            HAZ'
      NextState = L2;
                                                 LR3:begin
   end
                                                   NextState = IDLE;
                                                                                                           R2
                                                   end
                                               endcase
```

```
// behavioral model of the T Bird Tail Light FSM
//
module TBirdTailLights(Clock, Clear, Left, Right, Hazard, LA, LB, LC, RA, RB, RC);
input Clock, Clear, Left, Right, Hazard;
output LA,LB,LC,RA,RB,RC;
reg LA, LB, LC, RA, RB, RC;
parameter ON = 1'b1;
parameter OFF = 1'b0;
// define states using same names and state assignments as state diagram and table
// Using one-hot method, we have one bit per state
parameter
    IDLE = 8'b00000001,
          = 8'b00000010.
    L1
    L2 = 8'b00000100,
    L3 = 8'b00001000,
    R1 = 8'b00010000.
    R2 = 8'b00100000,
    R3 = 8'b01000000.
    LR3 = 8'b10000000;
reg [7:0] State, NextState;
// Update state or reset on every + clock edge. Use non-blocking assignments
always @(posedge Clock)
begin
if (Clear)
   State <= IDLE;
else
    State <= NextState:
end
```

```
//
// Outputs depend only upon state (Moore machine)
always @(State)
begin
case (State)
                                  L3: begin
    IDLE:
            begin
                                                                   R3: begin
                                      LA = ON;
        LA = OFF;
                                                                        LA = OFF;
                                      LB = ON;
        LB = OFF;
                                                                        LB = OFF;
                                      LC = ON;
        LC = OFF;
                                                                        LC = OFF;
                                      RA = OFF;
        RA = OFF;
                                                                        RA = ON;
                                      RB = OFF;
        RB = OFF;
                                                                        RB = ON;
                                      RC = OFF;
        RC = OFF;
                                                                        RC = ON;
                                      end
        end
                                                                        end
    L1: begin
                                  R1: begin
                                                                   LR3:
                                                                            begin
        LA = ON;
                                      LA = OFF;
                                                                        LA = ON;
        LB = OFF;
                                      LB = OFF;
                                                                        LB = ON;
         LC = OFF;
                                      LC = OFF;
                                                                        LC = ON;
         RA = OFF:
                                      RA = ON;
                                                                        RA = ON;
         RB = OFF;
                                      RB = OFF;
                                                                        RB = ON;
         RC = OFF;
                                      RC = OFF;
                                                                        RC = ON;
         end
                                      end
                                                                        end
    L2: begin
                                  R2: begin
                                                                    endcase
         LA = ON;
                                      LA = OFF;
                                                                    end
         LB = ON;
                                      LB = OFF;
         LC = OFF;
                                      LC = OFF;
         RA = OFF;
                                      RA = ON;
         RB = OFF;
                                      RB = ON;
         RC = OFF;
                                      RC = OFF;
         end
                                      end
```

```
//
// Next state generation logic
always @(State or Left or Right or Hazard)
begin
case (State)
    IDLE: begin
                                                       R1: begin
        if (Hazard || Left && Right)
                                                            if (Hazard)
            NextState = LR3:
                                                                NextState = LR3;
        else if (Left)
                                                            else
            NextState = L1;
                                                                NextState = R2;
        else if (Right)
                                                            end
            NextState = R1;
        else
                                                        R2: begin
            NextState = IDLE;
                                                            if (Hazard)
        end
                                                                NextState = LR3;
                                                            else
    L1: begin
                                                                NextState = R3;
        if (Hazard)
                                                            end
            NextState = LR3;
        else
                                                        R3: begin
            NextState = L2;
                                                            NextState = IDLE;
        end
                                                            end
    L2: begin
                                                       LR3:begin
        if (Hazard)
                                                            NextState = IDLE;
            NextState = LR3;
                                                            end
        else
                                                        default: NextState = IDLE:
            NextState = L3;
                                                   endcase
        end
                                                   end
    L3: begin
        NextState = IDLE;
                                                   endmodule.
        end
```

```
// Testbench for TBirdTailLights
module TestBench;
reg Left, Right, Hazard, Clear, Clock;
wire LA, LB, LC, RA, RB, RC;
parameter TRUE = 1'b1;
parameter FALSE = 1'b0;
parameter CLOCK_CYCLE = 20;
parameter CLOCK_WIDTH = CLOCK_CYCLE/2;
parameter IDLE_CLOCKS = 2;
TBirdTailLights TFSM(Clock, Clear, Left, Right, Hazard, LA, LB, LC, RA, RB, RC);
//
// set up monitor
//
initial
begin
                         Time Clear Left Right Hazard LA LB LC RA RB RC\n");
$display("
$monitor($time. " %b
                                      %b %b %b %b %b %b",Clear,Left,Right,
                         %b
                               %b
Hazard, LA, LB, LC, RA, RB, RC);
end
```

```
//
// Create free running clock
//
initial
begin
Clock = FALSE;
forever #CLOCK_WIDTH Clock = ~Clock;
end

//
// Generate Clear signal for two cycles
//
initial
begin
Clear = TRUE;
repeat (IDLE_CLOCKS) @(negedge Clock);
Clear = FALSE;
end
```

```
// Generate stimulus after waiting for reset
initial
begin
repeat (6) @(negedge Clock); {Left,Right,Hazard} = 3'b100;
                                                             // simple Left, Right, Hazard
tests
repeat (6) @(negedge Clock); {Left,Right,Hazard} = 3'b000;
repeat (6) @(negedge Clock); {Left,Right,Hazard} = 3'b010;
repeat (6) @(negedge Clock); {Left,Right,Hazard} = 3'b000;
repeat (6) @(negedge Clock); {Left,Right,Hazard} = 3'b001;
repeat (6) @(negedge Clock); {Left.Right.Hazard} = 3'b000;
repeat (6) @(negedge Clock); {Left,Right,Hazard} = 3'b100;
                                                             // initiate Left then interrupt
with Hazard
                                                             // after one cycle
repeat (1) @(negedge Clock); {Left,Right,Hazard} = 3'b101;
repeat (6) @(negedge Clock); {Left,Right,Hazard} = 3'b000;
repeat (6) @(negedge Clock); {Left,Right,Hazard} = 3'b010;
                                                             // initiate Right then interrupt
with Hazard
repeat (1) @(negedge Clock); {Left,Right,Hazard} = 3'b011;
                                                             // after one cycle
repeat (6) @(negedge Clock); {Left,Right,Hazard} = 3'b000;
repeat (6) @(negedge Clock); {Left,Right,Hazard} = 3'b100;
                                                             // initiate Left then interrupt
with Hazard
repeat (2) @(negedge Clock); {Left,Right,Hazard} = 3'b101;
                                                             // after two cycles
repeat (6) @(negedge Clock); {Left,Right,Hazard} = 3'b000;
```

```
repeat (6) @(negedge Clock); {Left,Right,Hazard} = 3'b010;
                                                             // initiate Right then interrupt
with Hazard
repeat (2) @(negedge Clock); {Left,Right,Hazard} = 3'b011;
                                                             // after two cycles
repeat (6) @(negedge Clock); {Left,Right,Hazard} = 3'b000;
                                                             // initiate Left then interrupt
repeat (6) @(negedge Clock); {Left,Right,Hazard} = 3'b100;
with Hazard
repeat (3) @(negedge Clock); {Left,Right,Hazard} = 3'b101;
                                                             // after three cycles
repeat (6) @(negedge Clock); {Left,Right,Hazard} = 3'b000;
repeat (6) @(negedge Clock); {Left,Right,Hazard} = 3'b010;
                                                             // initiate Right then interrupt
with Hazard
repeat (3) @(negedge Clock); {Left,Right,Hazard} = 3'b011;
                                                             // after three cycles
repeat (6) @(negedge Clock); {Left,Right,Hazard} = 3'b000;
repeat (6) @(negedge Clock);
$stop:
end
endmodule.
```