{"payload":{"header_redesign_enabled":false,"results":[{"id":"349827513","archived":false,"color":"#DAE1C2","followers":27,"has_funding_file":false,"hl_name":"amichai-bd/riscv-multi-core-lotr","hl_trunc_description":"RISCV core RV32I/E.4 threads in a ring architecture ","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":349827513,"name":"riscv-multi-core-lotr","owner_id":81047407,"owner_login":"amichai-bd","updated_at":"2023-06-12T09:27:06.154Z","has_issues":true}},"sponsorable":false,"topics":["core","rtl","systemverilog","threads","riscv32","cores","ring-architecture","hw-threads"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":73,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aamichai-bd%252Friscv-multi-core-lotr%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/amichai-bd/riscv-multi-core-lotr/star":{"post":"DprauP-A-LRjd9zmEJ-tek7R8B5sQ0CqyYLy0kP774ShqHkwojI0BXy9LS5S6yNPyvfKcy3NGlU52goTkSGq6w"},"/amichai-bd/riscv-multi-core-lotr/unstar":{"post":"i4pKQtb8eqdWfvInYQ7Nw0ekE5Uskq5s06PyUt_cSWaV0qnppS40J58q6i49QWI1hplWE8FOZkjGp3M6ENawjQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"n8GjXvuRHS6La8nLTeS8KpdTighIi7VBJSVrM-p3xYI-BdyZ28WeInx_5umw0AG8-Rx37CVkKOl7jYgab0cbTw"}}},"title":"Repository search results"}