





Logic function	Logic symbol	Truth table	Boolean expression
Buffer	A — Y	A Y 0 0 1 1	Y = A
Inverter (NOT gate)	A — Y	A Y 0 1 1 0	Y = Ā
2-input AND gate	A	A B Y 0 0 0 0 1 0 1 0 0 1 1 1	Y = A•B
2-input NAND gate	A	A B Y 0 0 1 0 1 1 1 0 1 1 1 0	Y = •B
2-input OR gate	A	A B Y 0 0 0 0 1 1 1 0 1 1 1 1	Y = A + B
2-input NOR gate	A	A B Y 0 0 1 0 1 0 1 0 0 1 1 0	Y = A + B
2-input EX-OR gate	A	A B Y 0 0 0 0 1 1 1 0 1 1 1 0	Y = A⊕B
2-input EX-NOR gate	A	A B Y 0 0 1 0 1 0 1 0 0 1 1 1	Y = A⊕B
	į.		1
















Decimal - Binary - Octal - Hex – ASCII Conversion Chart

3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	1 3	12	⇉	10	9		7	6	5	4	ω	2	_	0	Decimal
00011111	00011110	00011101	00011100	00011011	00011010	00011001	00011000	00010111	00010110	00010101	00010100	00010011	00010010	00010001	00010000	00001111	00001110	00001101	00001100	00001011	00001010	00001001	00001000	00000111	00000110	00000101	00000100	00000011	00000010	00000001	00000000	Binary
037	036	035	034	033	032	031	030	027	026	025	024	023	022	021	020	017	016	015	014	013	012	011	010	007	006	005	004	003	002	801	000	Octal
≒	Ħ	ð	1 0	1	1A	19	18	17	16	15	14	ಚ	12	⇉	10	유	음	8	8	0B	OA	09	8	07	90	95	04	03	02	2	00	l Hex
S	RS	GS	FS	ESC	SUB	EM	CAN	BTB	SYN	NAK	DC4	DCG	DC2	DC1	DLE	<u>s</u>	SO	SR	뀨	1	듀	퐄	BS	肥	ACK	ENQ	EOT	ETX	STX	HOS	NUL	ASCII
63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	జ	32	Decimal
00111111	00111110	00111101	00111100	00111011	00111010	00111001	00111000	00110111	00110110	00110101	00110100	00110011	00110010	00110001	00110000	00101111	00101110	00101101	00101100	00101011	00101010	00101001	00101000	00100111	00100110	00100101	00100100	00100011	00100010	00100001	00100000	Binary
077	076	075	074	073	072	071	070	067	066	065	064	063	062	061	060	057	056	055	054	053	052	051	050	047	046	045	044	043	042	041	040	Octal
육	æ	3D	30	38	3A	39	38	37	36	<u>ვ</u>	34	႘ၟ	32	<u>ى</u>	30	2F	2E	20	20	28	2A	29	28	27	26	25	24	23	22	21	20	Hex
٠,	٧	II	۸			9	80	7	6	5	4	ω	2	<u></u>	0	-		•	-	+	*	_	^		œ	%	69	#		-	SP	ASCII
95	94	93	92	91	90	89	88	87	86	85	84	83	82	<u>«</u>	80	79	78	77	76	75	74	73	72	71	70	69	68	67	66	65	64	Decimal
_					0	0	0	o	o	0	0	_		_						0	0	0	0	0	0	0	0			0	9	В
01011111	01011110	01011101	01011100	01011011	01011010	01011001	01011000	01010111	01010110	01010101	01010100	01010011	01010010	01010001	01010000	01001111	01001110	01001101	01001100	01001011	01001010	01001001	01001000	01000111	01000110	01000101	01000100	01000011	01000010	01000001	01000000	Binary
)1011111 137	01011110 136	01011101 135	01011100 134	01011011 133	1011010 132	1011001 131	1011000 130	1010111 127	1010110 126	1010101 125	1010100 124	1010011 123	01010010 122	01010001 121	01010000 120	01001111 117	01001110 116	01001101 115	01001100 114	1001011 113	1001010 112	1001001 111	1001000 110	1000111 107	1000110 106	1000101 105	1000100 104	01000011 103	01000010 102	1000001 101	000000 100	
																																inary Octal Hex
137	136	135	134	133	132	131	130	127	126	125	124	123	122	121	120	117	116	115	114	113	112	111	110	107	106	105	104	103	102	101	100	Octal
137	136	135	134	133	132	131 59	130 58	127 57	126 56	125	124	123 53	122 52	121	120 50	117 4F	116	115 4D	114	113 4B	112	111	110 48	107 47	106 46	105 45	104 44	103 43	102 42	101	100 40	Octal Hex
137 5F _	136 5E ^	135 5D]	134 5C \	133 58 [132 5A Z	131 59 Y	130 58 X	127 57 W	126 56 V	125 55 U	124 54 T	123 53 S	122 52 R	121 51 Q	120 50 P	117 4F 0	116 4E N	115 4D M	114 4C L	113 4B K	112 4A J	111 49 1	110 48 H	107 47 G	106 46 F	105 45 E	104 44 D	103 43 C) 102 42 B	101 41 A	100 40 @	Octal Hex ASCII
137 5F _ 127	136 5E ^ 126	135 5D] 125	134 5C \ 124	133 5B [123	132 5A Z 122	131 59 Y 121	130 58 X 120	127 57 W 119	126 56 V 118	125 55 U 117	124 54 T 116	123 53 S 115	122 52 R 114	121 51 Q 113	120 50 P 112	117 4F O 111	116 4E N 110	115 4D M 109	114 4C L 108	113 4B K 107	112 4A J 106	111 49 1 105	110 48 H 104	107 47 G 103	106 46 F 102	105 45 E 101	104 44 D 100	103 43 C 99) 102 42 B 98	101 41 A 97	100 40 @ 96	Octal Hex ASCII Decimal
137 5F _ 127 01111111	136 5E ^ 126 01111110	135 5D] 125 01111101	134 5C \ 124 01111100	133 5B [123 01111011	132 5A Z 122 01111010	131 59 Y 121 01111001	130 58 X 120 01111000	127 57 W 119 01110111	126 56 V 118 01110110	125 55 U 117 01110101	124 54 T 116 01110100	123 53 S 115 01110011	122 52 R 114 01110010	121 51 Q 113 01110001	120 50 P 112 01110000	117 4F O 111 01101111	116 4E N 110 01101110	115 4D M 109 01101101	114 4C L 108 01101100	113 4B K 107 01101011	112 4A J 106 01101010	111 49 1 105 01101001	110 48 H 104 01101000	107 47 G 103 01100111	106 46 F 102 01100110	105 45 E 101 01100101	104 44 D 100 01100100	103 43 C 99 01100011) 102 42 B 98 01100010	101 41 A 97 01100001	100 40 @ 96 01100000	Octal Hex ASCII Decimal Binary

Instruction Set Summary ATmega 48PA/88PA/168PA/328P MCTE 2332

Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC ← PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC ← PC + k + 1	None	1/2
BIT AND BIT-TEST	INSTRUCTIONS				
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	Rd(n) ← Rd(n+1), n=06	Z,C,N,V	1
SWAP BSET	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None SDEC(s)	1
BCLR	s	Flag Set Flag Clear	$SREG(s) \leftarrow 1$ $SREG(s) \leftarrow 0$	SREG(s) SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	T SREG(S)	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC	110, 5	Set Carry	C ← 1	C	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	I ← 1	1	1
CLI		Global Interrupt Disable	1←0	1	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	T	1
CLT SEH		Clear T in SREG Set Half Carry Flag in SREG	T ← 0	Н	1
CLH		Clear Half Carry Flag in SREG	H ← 1 H ← 0	Н	1
DATA TRANSFER I	NSTRUCTIONS	order Ham derry Hag in Ortzo			
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$, $Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	Rd ← (Y), Y ← Y + 1	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, $Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD LD	Rd, Z Rd, Z+	Load Indirect Load Indirect and Post-Inc.	$Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z+1$	None None	2
LD	Rd, 2+ Rd, -Z	Load Indirect and Post-Inc. Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $Z \leftarrow Z + 1$ $Z \leftarrow Z - 1$, $Z \leftarrow Z - 1$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	Rd ← (k)	None	2
ST	X, Rr	Store Indirect	(X) ← Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	(X) ← Rr, X ← X + 1	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1$, $(X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, $(Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	(Z) ← Rr, Z ← Z + 1	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $(Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	(Z + q) ← Rr	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM	D4 7	Load Program Memory	R0 ← (Z)	None	3
LPM	Rd, Z	Load Program Memory	Rd ← (Z)	None	3
LPM SPM	Rd, Z+	Load Program Memory and Post-Inc	Rd ← (Z), Z ← Z+1 (Z) ← R1-R0	None	3
IN	Rd, P	Store Program Memory In Port	(Z) ← R1:R0 Rd ← P	None None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	P, Kr	Push Register on Stack	STACK ← Rr	None	2

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND I	LOGIC INSTRUCTION	S	_	'	'
ADD	Rd, Rr	Add two Registers	Rd ← Rd + Rr	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	RdI,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	Rd ← Rd - Rr - C	Z,C,N,V,H	1
SBIW	Rd, K Rdl,K	Subtract with Carry Constant from Reg. Subtract Immediate from Word	$Rd \leftarrow Rd - K - C$ $Rdh:Rdl \leftarrow Rdh:Rdl - K$	Z,C,N,V,H Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	Rd ← Rd • Rr	Z,O,N,V,S	1
ANDI	Rd, K	Logical AND Register and Constant	Rd ← Rd • K	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	Rd ← Rd ⊕ Rr	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow 0xFF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	$Rd \leftarrow 0x00 - Rd$	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
DEC	Rd	Decrement	Rd ← Rd – 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	Rd ← Rd • Rd	Z,N,V	1
CLR	Rd	Clear Register	Rd ← Rd ⊕ Rd	Z,N,V	1
SER	Rd	Set Register	Rd ← 0xFF	None	1
MULS	Rd, Rr Rd, Rr	Multiply Unsigned	R1:R0 ← Rd x Rr	Z,C Z,C	2 2
MULSU	-	Multiply Signed	R1:R0 ← Rd x Rr	Z,C	2
FMUL	Rd, Rr Rd, Rr	Multiply Signed with Unsigned Fractional Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr$ $R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rl) < 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	R1:R0 ← (Rd x Rr) << 1	Z,C	2
BRANCH INSTRUC		Tractional Mattiply Oldrica With Ortolgrica	Minor (Maxid)	2,0	
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
IJMP		Indirect Jump to (Z)	PC ← Z	None	2
JMP ⁽¹⁾	k	Direct Jump	PC ← k	None	3
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	3
ICALL		Indirect Call to (Z)	PC ← Z	None	3
CALL ⁽¹⁾	k	Direct Subroutine Call	PC ← k	None	4
RET		Subroutine Return	PC ← STACK	None	4
RETI		Interrupt Return	PC ← STACK	1	4
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBRS	Rr, b P, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC ← PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set	if $(P(b)=0)$ PC \leftarrow PC + 2 or 3 if $(P(b)=1)$ PC \leftarrow PC + 2 or 3	None None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC←PC+k + 1	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC←PC+k + 1	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC ← PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC ← PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC ← PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC ← PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC ← PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC ← PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC ← PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC ← PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N ⊕ V= 0) then PC ← PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N ⊕ V= 1) then PC ← PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC ← PC + k + 1	None	1/2
BRHC		Branch if Half Carry Flag Cleared	if (H = 0) then PC ← PC + k + 1	None	1/2
	k				4.73
BRTS	k	Branch if T Flag Set	if (T = 1) then PC ← PC + k + 1	None	1/2
BRTC	k k	Branch if T Flag Set Branch if T Flag Cleared	if (T = 0) then PC ← PC + k + 1	None	1/2
BRTC BRVS	k k k	Branch if T Flag Set Branch if T Flag Cleared Branch if Overflow Flag is Set	if (T = 0) then PC \leftarrow PC + k + 1 if (V = 1) then PC \leftarrow PC + k + 1	None None	1/2
BRTC	k k	Branch if T Flag Set Branch if T Flag Cleared	if (T = 0) then PC ← PC + k + 1	None	1/2
BRTC BRVS	k k k	Branch if T Flag Set Branch if T Flag Cleared Branch if Overflow Flag is Set	if (T = 0) then PC \leftarrow PC + k + 1 if (V = 1) then PC \leftarrow PC + k + 1	None None	1/2
BRTC BRVS BRVC	k k k	Branch if T Flag Set Branch if T Flag Cleared Branch if Overflow Flag is Set Branch if Overflow Flag is Cleared	if (T = 0) then PC \leftarrow PC + k + 1 if (V = 1) then PC \leftarrow PC + k + 1 if (V = 0) then PC \leftarrow PC + k + 1	None None None	1/2 1/2 1/2
BRTC BRVS BRVC Mnemonics	k k k Operands	Branch if T Flag Set Branch if T Flag Cleared Branch if Overflow Flag is Set Branch if Overflow Flag is Cleared Description	if $(T = 0)$ then $PC \leftarrow PC + k + 1$ if $(V = 1)$ then $PC \leftarrow PC + k + 1$ if $(V = 0)$ then $PC \leftarrow PC + k + 1$ Operation	None None None	1/2 1/2 1/2 #Clocks
BRTC BRVS BRVC Mnemonics POP	k k k Operands	Branch if T Flag Set Branch if T Flag Cleared Branch if Overflow Flag is Set Branch if Overflow Flag is Cleared Description	if $(T = 0)$ then $PC \leftarrow PC + k + 1$ if $(V = 1)$ then $PC \leftarrow PC + k + 1$ if $(V = 0)$ then $PC \leftarrow PC + k + 1$ Operation	None None None	1/2 1/2 1/2 #Clocks
BRTC BRVS BRVC Mnemonics POP MCU CONTROL IN:	k k k Operands	Branch if T Flag Set Branch if T Flag Cleared Branch if Overflow Flag is Set Branch if Overflow Flag is Cleared Description Pop Register from Stack	if $(T = 0)$ then $PC \leftarrow PC + k + 1$ if $(V = 1)$ then $PC \leftarrow PC + k + 1$ if $(V = 0)$ then $PC \leftarrow PC + k + 1$ Operation	None None None Flags None	1/2 1/2 1/2 #Clocks
BRTC BRVS BRVC Mnemonics POP MCU CONTROL IN:	k k k Operands	Branch if T Flag Set Branch if T Flag Cleared Branch if Overflow Flag is Set Branch if Overflow Flag is Cleared Description Pop Register from Stack No Operation	if (T = 0) then PC ← PC + k + 1 if (V = 1) then PC ← PC + k + 1 if (V = 0) then PC ← PC + k + 1 Operation Rd ← STACK	None None Flags None None	1/2 1/2 1/2 #Clocks 2