



Chapter 2

Instructions: Language of the Computer

Instruction Set

- The repertoire of instructions of a computer
- Different computers have different instruction sets
 - But with many aspects in common
- Early computers had very simple instruction sets
 - Simplified implementation
- Many modern computers also have simple instruction sets

The ARMv8 Instruction Set

- A subset, called LEGv8, used as the example throughout the book
- Commercialized by ARM Holdings (www.arm.com)
- Large share of embedded core market
 - Applications in consumer electronics, network/storage equipment, cameras, printers, ...
- Typical of many modern ISAs
 - See ARM Reference Data tear-out card

Arithmetic Operations

- Add and subtract, three operands
 - Two sources and one destination

ADD a, b, c // a gets b + c
- All arithmetic operations have this form
- *Design Principle 1: Simplicity favours regularity*
 - Regularity makes implementation simpler
 - Simplicity enables higher performance at lower cost

Arithmetic Example

- C code:

```
f = (g + h) - (i + j);
```

- Compiled LEGv8 code:

```
ADD t0, g, h    // temp t0 = g + h  
ADD t1, i, j    // temp t1 = i + j  
SUB f, t0, t1  // f = t0 - t1
```

Register Operands

- Arithmetic instructions use register operands
- LEGv8 has a 32×64 -bit register file
 - Use for frequently accessed data
 - 64-bit data is called a “doubleword”
 - 31 x 64-bit general purpose registers X0 to X30
 - 32-bit data called a “word”
 - 31 x 32-bit general purpose sub-registers W0 to W30
- *Design Principle 2: Smaller is faster*
 - c.f. main memory: millions of locations

LEGv8 Registers

- X0 – X7: procedure arguments/results
- X8: indirect result location register
- X9 – X15: temporaries
- X16 – X17 (IP0 – IP1): may be used by linker as a scratch register, other times as temporary register
- X18: platform register for platform independent code; otherwise a temporary register
- X19 – X27: saved
- X28 (SP): stack pointer
- X29 (FP): frame pointer
- X30 (LR): link register (return address)
- XZR (register 31): the constant value 0

Register Operand Example

- C code:

$f = (g + h) - (i + j);$

- f, ..., j in X19, X20, ..., X23

- Compiled LEGv8 code:

ADD X9, X20, X21

ADD X10, X22, X23

SUB X19, X9, X10

Memory Operands

- Main memory used for composite data
 - Arrays, structures, dynamic data
- To apply arithmetic operations
 - Load values from memory into registers
 - Store result from register to memory
- Memory is byte addressed
 - Each address identifies an 8-bit byte
- LEGv8 does not require words to be aligned in memory, except for instructions and the stack

Memory Operand Example

- C code:

A[12] = h + A[8];

- h in X21, base address of A in X22

- Compiled LEGv8 code:

- Index 8 requires offset of 64

LDUR x9,[x22,#64] // U for “unscaled”

ADD x9,x21,x9

STUR x9,[x22,#96]



Registers vs. Memory

- Registers are faster to access than memory
- Operating on memory data requires loads and stores
 - More instructions to be executed
- Compiler must use registers for variables as much as possible
 - Only spill to memory for less frequently used variables
 - Register optimization is important!

Immediate Operands

- Constant data specified in an instruction

```
ADDI x22, x22, #4
```

- Design Principle 3: Make the common case fast*
 - Small constants are common
 - Immediate operand avoids a load instruction

Unsigned Binary Integers

- Given an n-bit number

$$x = x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \cdots + x_12^1 + x_02^0$$

- Range: 0 to $+2^n - 1$
- Example
 - 0000 0000 0000 0000 0000 0000 0000 1011₂
= 0 + ... + 1×2³ + 0×2² + 1×2¹ + 1×2⁰
= 0 + ... + 8 + 0 + 2 + 1 = 11₁₀
- Using 32 bits
 - 0 to +4,294,967,295

2s-Complement Signed Integers

- Given an n-bit number

$$x = -x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

- Range: -2^{n-1} to $+2^{n-1} - 1$
- Example
 - $1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1100_2$
 $= -1 \times 2^{31} + 1 \times 2^{30} + \dots + 1 \times 2^2 + 0 \times 2^1 + 0 \times 2^0$
 $= -2,147,483,648 + 2,147,483,644 = -4_{10}$
- Using 32 bits
 - $-2,147,483,648$ to $+2,147,483,647$

2s-Complement Signed Integers

- Bit 31 is sign bit
 - 1 for negative numbers
 - 0 for non-negative numbers
- $-(-2^{n-1})$ can't be represented
- Non-negative numbers have the same unsigned and 2s-complement representation
- Some specific numbers
 - 0: 0000 0000 ... 0000
 - -1: 1111 1111 ... 1111
 - Most-negative: 1000 0000 ... 0000
 - Most-positive: 0111 1111 ... 1111

Signed Negation

- Complement and add 1
 - Complement means $1 \rightarrow 0, 0 \rightarrow 1$

$$x + \bar{x} = 1111\dots111_2 = -1$$

$$\bar{x} + 1 = -x$$

- Example: negate +2
 - $+2 = 0000\ 0000\dots0010_{\text{two}}$
 - $-2 = 1111\ 1111\dots1101_{\text{two}} + 1$
 $= 1111\ 1111\dots1110_{\text{two}}$

Sign Extension

- Representing a number using more bits
 - Preserve the numeric value
- Replicate the sign bit to the left
 - c.f. unsigned values: extend with 0s
- Examples: 8-bit to 16-bit
 - +2: 0000 0010 => 0000 0000 0000 0010
 - -2: 1111 1110 => 1111 1111 1111 1110
- In LEGv8 instruction set
 - LDURSB: sign-extend loaded byte
 - LDURB: zero-extend loaded byte

Representing Instructions

- Instructions are encoded in binary
 - Called machine code
- LEGv8 instructions
 - Encoded as 32-bit instruction words
 - Small number of formats encoding operation code (opcode), register numbers, ...
 - Regularity!

Hexadecimal

■ Base 16

- Compact representation of bit strings
- 4 bits per hex digit

0	0000	4	0100	8	1000	c	1100
1	0001	5	0101	9	1001	d	1101
2	0010	6	0110	a	1010	e	1110
3	0011	7	0111	b	1011	f	1111

■ Example: eca8 6420

- 1110 1100 1010 1000 0110 0100 0010 0000

LEGv8 R-format Instructions



Instruction fields

- opcode: operation code
- Rm: the second register source operand
- shamt: shift amount (00000 for now)
- Rn: the first register source operand
- Rd: the register destination

R-format Example




ADD X9, X20, X21

1112 _{ten}	21 _{ten}	0 _{ten}	20 _{ten}	9 _{ten}
10001011000 _{two}	10101 _{two}	000000 _{two}	10100 _{two}	01001 _{two}

1000 1011 0001 0101 0000 0010 1000 1001_{two} =


8B150289₁₆

LEGv8 D-format Instructions



- Load/store instructions
 - Rn: base register
 - address: constant offset from contents of base register (+/- 32 doublewords)
 - Rt: destination (load) or source (store) register number
- *Design Principle 3: Good design demands good compromises*
 - Different formats complicate decoding, but allow 32-bit instructions uniformly
 - Keep formats as similar as possible


LEGv8 I-format Instructions



- Immediate instructions
 - Rn: source register
 - Rd: destination register
- Immediate field is zero-extended

Stored Program Computers

The BIG Picture



- Instructions represented in binary, just like data
- Instructions and data stored in memory
- Programs can operate on programs
 - e.g., compilers, linkers, ...
- Binary compatibility allows compiled programs to work on different computers
 - Standardized ISAs

Logical Operations

■ Instructions for bitwise manipulation

Operation	C/Java	Java (unsigned)	LEGv8
Shift left	<<	<<<	LSL
Shift right	>>	>>>	LSR
Bit-by-bit AND	&	&	AND, ANDI
Bit-by-bit OR			OR, ORI
Bit-by-bit NOT	~	~	EOR, EORI

■ Useful for extracting and inserting groups of bits in a word

Shift Operations



- shamt: how many positions to shift
- Shift left logical
 - Shift left and fill with 0 bits
 - LSL by i bits multiplies by 2^i
- Shift right logical
 - Shift right and fill with 0 bits
 - LSR by i bits divides by 2^i (unsigned only)

AND Operations

5th
43210
011011011
↓

- Useful to mask bits in a word
 - Select some bits, clear others to 0

AND X9, X10, X11

X10	00000000 00000000 00000000 00000000 00000000 00000000 00001101 11000000
X11	00000000 00000000 00000000 00000000 00000000 00000000 00111100 00000000
X9	00000000 00000000 00000000 00000000 00000000 00000000 00001100 00000000

$y = \textcircled{x2} \oplus \textcircled{0x0001}$
if ($y = 1$) counter
 $x = x \gg 1$



OR Operations

$x \wedge x$

- Useful to include bits in a word
 - Set some bits to 1, leave others unchanged

OR x9, x10, x11

X10	00000000 00000000 00000000 00000000 00000000 00000000 00001101 11000000
X11	00000000 00000000 00000000 00000000 00000000 00000000 00111100 00000000
X9	00000000 00000000 00000000 00000000 00000000 00000000 00111101 11000000

EOR Operations

$$\begin{aligned}x \oplus \cancel{y} &= \bar{x}y + y\bar{x} \\x \oplus \cancel{x} &= \cancel{x} \cdot \cancel{x} + \bar{x} \cdot \cancel{x}\end{aligned}$$

- Differencing operation
 - Set some bits to 1, leave others unchanged

EOR X9, X10, X12 // NOT operation

X10	00000000 00000000 00000000 00000000 00000000 00000000 00001101 11000000
-----	---

X12	11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111
-----	---

X9	11111111 11111111 11111111 11111111 11111111 11111111 11111111 11110010 00111111
----	--



Conditional Operations

- Branch to a labeled instruction if a condition is true
 - Otherwise, continue sequentially
- CBZ register, L1
 - if (register == 0) branch to instruction labeled L1;
- CBNZ register, L1
 - if (register != 0) branch to instruction labeled L1;
- B L1
 - branch unconditionally to instruction labeled L1;

Compiling If Statements

- C code:

```
if (i==j) f = g+h;  
else f = g-h;
```


- f, g, ... in X19, X20, ...

- Compiled LEGv8 code:

```
SUB X9,X22,X23  
CBNZ X9,Else  
ADD X19,X20,X21  
B Exit
```

Else: SUB X19,X20,X21

Exit: ...



Assembler calculates addresses

Compiling Loop Statements

- C code:

```
while (save[i] == k) i += 1;
```

- i in X22, k in X24, address of save in x25

- Compiled LEGv8 code:


Loop:	LSL	X10, X22,#3
	ADD	X10, X10, X25
	LDUR	X9, [X10,#0]
	SUB	X11, X9, X24
	CBNZ	X11, Exit
	ADDI	X22, X22,#1
	B	Loop

Exit: ...



Basic Blocks

- A basic block is a sequence of instructions with
 - No embedded branches (except at end)
 - No branch targets (except at beginning)



- A compiler identifies basic blocks for optimization
- An advanced processor can accelerate execution of basic blocks

More Conditional Operations

- Condition codes, set from arithmetic instruction with S-suffix (ADDS, ADDIS, ANDS, ANDIS, SUBS, SUBIS)
 - negative (N): result had 1 in MSB
 - zero (Z): result was 0
 - overflow (V): result overflowed
 - carry (C): result had carryout from MSB
- Use subtract to set flags, then conditionally branch:
 - **B.EQ**
 - **B.NE**
 - **B.LT** (less than, signed), **B.LO** (less than, unsigned)
 - **B.LE** (less than or equal, signed), **B.LS** (less than or equal, unsigned)
 - **B.GT** (greater than, signed), **B.HI** (greater than, unsigned)
 - **B.GE** (greater than or equal, signed),
 - **B.HS** (greater than or equal, unsigned)

Conditional Example

- if ($a > b$) $a += 1$;
 - a in X22, b in X23

```
SUBS X9,X22,X23 // use subtract to make comparison  
B.LTE Exit          // conditional branch  
ADDI X22,X22,#1
```

Exit:

Signed vs. Unsigned

- Signed comparison
- Unsigned comparison
- Example
 - $X22 = 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111$
 - $X23 = 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0001$
 - $x22 < x23 \# \text{ signed}$
 - $-1 < +1$
 - $x22 > x23 \# \text{ unsigned}$
 - $+4,294,967,295 > +1$

Procedure Calling

■ Steps required

1. Place parameters in registers X0 to X7
2. Transfer control to procedure
3. Acquire storage for procedure
4. Perform procedure's operations
5. Place result in register for caller
6. Return to place of call (address in X30)

Procedure Call Instructions

- Procedure call: jump and link

BL ProcedureLabel

- Address of following instruction put in X30
- Jumps to target address

- Procedure return: jump register

BR LR

- Copies LR to program counter
- Can also be used for computed jumps
 - e.g., for case/switch statements

Leaf Procedure Example

- C code:

```
long long int leaf_example (long long int  
g, long long int h, long long int i, long  
long int j)  
{ long long int f;  
    f = (g + h) - (i + j);  
    return f;  
}
```

- Arguments g, ..., j in X0, ..., X3
- f in X19 (hence, need to save X19 on stack)



Leaf Procedure Example

■ LEGv8 code:

leaf_example:

SUBI SP,SP,#24

Save X10, X9, X19 on stack

STUR X10,[SP,#16]

STUR X9,[SP,#8]

STUR X19,[SP,#0]

ADD X9,X0,X1

X9 = g + h

ADD X10,X2,X3

X10 = i + j

SUB X19,X9,X10

f = X9 - X10

ADD X0,X19,XZR

copy f to return register

LDUR X10,[SP,#16]

Restore X10, X9, X19 from stack

LDUR X9,[SP,#8]

LDUR X19,[SP,#0]

ADDI SP,SP,#24


BR LR

Return to caller

Notes

- X9–X17
 - temporary registers that are not preserved by the *callee* (called procedure) on a procedure call
- X19–X28: saved registers that must be preserved on a procedure call
 - if used, the *callee* saves and restores them

Local Data on the Stack



Register Usage in Subroutines

- X9 to X17: temporary registers
 - Not preserved by the callee
- X19 to X28: saved registers
 - If used, the callee saves and restores them

Non-Leaf Procedures

- Procedures that call other procedures
- For nested call, caller needs to save on the stack:
 - Its return address
 - Any arguments and temporaries needed after the call
- Restore from the stack after the call

Non-Leaf Procedure Example

- C code:

```
int fact (int n)
{
    if (n < 1) return 1;
    else return n * fact(n - 1);
}
```

- Argument n in X0
- Result in X1



Non-Leaf Procedure Example

■ LEGv8 code:

fact:

```
SUBI SP,SP,#16
STUR LR,[SP,#8]
STUR X0,[SP,#0]
SUBIS XZR,X0,#1
B.GE L1
ADDI X1,XZR,#1
ADDI SP,SP,#16
BR LR
L1: SUBI X0,X0,#1
BL fact
LDUR X0,[SP,#0]
LDUR LR,[SP,#8]
ADDI SP,SP,#16
MUL X1,X0,X1
BR LR
```

Save return address and n on stack

compare n and 1

if $n \geq 1$, go to L1

Else, set return value to 1

Pop stack, don't bother restoring values

Return

$n = n - 1$

call fact($n-1$)

Restore caller's n

Restore caller's return address


Pop stack

*return $n * \text{fact}(n-1)$*

return

Memory Layout

- Text: program code
- Static data: global variables
 - e.g., static variables in C, constant arrays and strings
- Dynamic data: heap
 - E.g., malloc in C, new in Java
- Stack: automatic storage



Character Data

- Byte-encoded character sets
 - ASCII: 128 characters
 - 95 graphic, 33 control
 - Latin-1: 256 characters
 - ASCII, +96 more graphic characters
- Unicode: 32-bit character set
 - Used in Java, C++ wide characters, ...
 - Most of the world's alphabets, plus symbols
 - UTF-8, UTF-16: variable-length encodings

Byte/Halfword Operations

- LEGv8 byte/halfword load/store
 - Load byte:
 - LDURB Rt, [Rn, offset]
 - Sign extend to 32 bits in rt
 - Store byte:
 - STURB Rt, [Rn, offset]
 - Store just rightmost byte
 - Load halfword:
 - LDURH Rt, [Rn, offset]
 - Sign extend to 32 bits in rt
 - Store halfword:
 - STURH Rt, [Rn, offset]
 - Store just rightmost halfword

String Copy Example

- C code:

- Null-terminated string

```
void strcpy (char x[], char y[])
{ size_t i;
    i = 0;
    while ((x[i]=y[i])!='\0')
        i += 1;
}
```

String Copy Example

■ LEGv8 code:

strcpy:

```
SUBI SP,SP,8          // push x19
STUR X19,[SP,#0]
ADD X19,XZR,XZR      // i=0
L1: ADD X10,X19,X1    // x10 = addr of y[i]
LDURB X11,[x10,#0]   // x11 = y[i]
ADD X12,X19,X0        // x12 = addr of x[i]
STURB X11,[x12,#0]   // x[i] = y[i]
CBZ X11,L2            // if y[i] == 0 then exit
ADDI X19,X19,#1       // i = i + 1
B L1                  // next iteration of loop
L2: LDUR X19,[SP,#0]   // restore saved $s0
ADDI SP,SP,8           // pop 1 item from stack
BR LR                 // and return
```



32-bit Constants

- Most constants are small
 - 12-bit immediate is sufficient
- For the occasional 32-bit constant

MOVZ: move wide with zeros

MOVK: move with with keep

- Use with flexible second operand (shift)

MOVZ X9,255,LSL 16

0000 0000 0000 0000	0000 0000 0000 0000	0000 0000	1111 1111	0000 0000 0000 0000
---------------------	---------------------	-----------	-----------	---------------------


MOVK X9,255,LSL 0

0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 1111 1111	0000 0000 1111 1111
---------------------	---------------------	---------------------	---------------------

Branch Addressing

■ B-type

- B 1000 // go to location 10000_{ten}



■ CB-type

- CBNZ x19, Exit // go to Exit if $x19 \neq 0$



■ Both addresses are PC-relative


- Address = PC + offset (from instruction)

LEGv8 Addressing Summary

1. Immediate addressing




2. Register addressing





Registers

Register

3. Base addressing





Memory



4. PC-relative addressing



Memory



LEGv8 Encoding Summary

Name	Fields						Comments	
Field size		6 to 11 bits	5 to 10 bits	5 or 4 bits	2 bits	5 bits	5 bits	All LEGv8 instructions are 32 bits long
R-format	R	opcode	Rm	shamt		Rn	Rd	Arithmetic instruction format
I-format	I	opcode	immediate			Rn	Rd	Immediate format
D-format	D	opcode	address		op2	Rn	Rt	Data transfer format
B-format	B	opcode	address					Unconditional Branch format
CB-format	CB	opcode	address			Rt		Conditional Branch format
IW-format	IW	opcode	immediate			Rd		Wide Immediate format



Synchronization

- Two processors sharing an area of memory
 - P1 writes, then P2 reads
 - Data race if P1 and P2 don't synchronize
 - Result depends of order of accesses
- Hardware support required
 - Atomic read/write memory operation
 - No other access to the location allowed between the read and write
- Could be a single instruction
 - E.g., atomic swap of register \leftrightarrow memory
 - Or an atomic pair of instructions

Synchronization in LEGv8

- Load exclusive register: LDXR
- Store exclusive register: STXR
- To use:
 - Execute LDXR then STXR with same address
 - If there is an intervening change to the address, store fails (communicated with additional output register)
 - Only use register instruction in between

Synchronization in LEGv8

- Example 1: atomic swap (to test/set lock variable)

```
again: LDXR X10, [X20,#0]
       STXR X23,X9,[X20] // x9 = status
       CBNZ X9, again
       ADD X23,XZR,X10 // x23 = loaded value
```

- Example 2: lock


```
ADDI X11,XZR,#1      // copy locked value
again: LDXR X10, [X20,#0]    // read lock
       CBNZ X10, again    // check if it is 0 yet
       STXR X11, X9, [X20] // attempt to store
       BNEZ X9,again      // branch if fails
```

- Unlock:

```
STUR XZR, [X20,#0] // free lock
```



Translation and Startup



Producing an Object Module

- Assembler (or compiler) translates program into machine instructions
- Provides information for building a complete program from the pieces
 - Header: described contents of object module
 - Text segment: translated instructions
 - Static data segment: data allocated for the life of the program
 - Relocation info: for contents that depend on absolute location of loaded program
 - Symbol table: global definitions and external refs
 - Debug info: for associating with source code

Linking Object Modules

- Produces an executable image
 1. Merges segments
 2. Resolve labels (determine their addresses)
 3. Patch location-dependent and external refs
- Could leave location dependencies for fixing by a relocating loader
 - But with virtual memory, no need to do this
 - Program can be loaded into absolute location in virtual memory space

Loading a Program

- Load from image file on disk into memory
 1. Read header to determine segment sizes
 2. Create virtual address space
 3. Copy text and initialized data into memory
 - Or set page table entries so they can be faulted in
 4. Set up arguments on stack
 5. Initialize registers (including SP, FP)
 6. Jump to startup routine
 - Copies arguments to X0, ... and calls main
 - When main returns, do exit syscall

Dynamic Linking

- Only link/load library procedure when it is called
 - Requires procedure code to be relocatable
 - Avoids image bloat caused by static linking of all (transitively) referenced libraries
 - Automatically picks up new library versions


Lazy Linkage

Indirection table


Stub: Loads routine ID,
Jump to linker/loader

Linker/loader code

Dynamically
mapped code



Starting Java Applications



C Sort Example

- Illustrates use of assembly instructions for a C bubble sort function
- Swap procedure (leaf)

```
void swap(long long int v[],  
         long long int k)  
{  
    long long int temp;  
    temp = v[k];  
    v[k] = v[k+1];  
    v[k+1] = temp;  
}
```

- v in X0, k in X1, temp in X9

The Procedure Swap

```
swap: LSL X10,X1,#3      // X10 = k * 8
      ADD X10,X0,X10    // X10 = address of v[k]
      LDUR X9,[X10,#0]   // X9 = v[k]
      LDUR X11,[X10,#8]  // X11 = v[k+1]
      STUR X11,[X10,#0]  // v[k] = X11 (v[k+1])
      STUR X9,[X10,#8]   // v[k+1] = X9 (v[k])
      BR LR               // return to calling routine
```



The Sort Procedure in C

- Non-leaf (calls swap)

```
void sort (long long int v[], size_t n)
{
    size_t i, j;
    for (i = 0; i < n; i += 1) {
        for (j = i - 1;
             j >= 0 && v[j] > v[j + 1];
             j -= 1) {
            swap(v, j);
        }
    }
}
```

- v in X0, n in X1, i in X19, j in X20



The Outer Loop

- Skeleton of outer loop:

- for (*i* = 0; *i* <*n*; *i* += 1) {

- MOV X19,XZR

- // *i* = 0

- for1tst:

- CMP X19, X1

- // compare X19 to X1 (*i* to *n*)

- B.GE exit1

- // go to exit1 if X19 ≥ X1 (*i* ≥ *n*)

- (body of outer for-loop)

- ADDI X19,X19,#1

- // *i* += 1

- B for1tst

- // branch to test of outer loop

- exit1:



The Inner Loop

Skeleton of inner loop:

```
■ for (j = i - 1; j >= 0 && v[j] > v[j + 1]; j -= 1) {  
    SUBI x20, x19, #1      // j = i - 1  
    for2tst: CMP x20, XZR      // compare x20 to 0 (j to 0)  
    B.LT exit2                // go to exit2 if x20 < 0 (j < 0)  
    LSL x10, x20, #3          // reg x10 = j * 8  
    ADD x11, x0, x10          // reg x11 = v + (j * 8)  
    LDUR x12, [x11,#0]        // reg x12 = v[j]  
    LDUR x13, [x11,#8]        // reg x13 = v[j + 1]  
    CMP x12, x13              // compare x12 to x13  
    B.LE exit2                // go to exit2 if x12 ≤ x13  
    MOV x0, x21                // first swap parameter is v  
    MOV x1, x20                // second swap parameter is j  
    BL swap                   // call swap  
    SUBI x20, x20, #1          // j -= 1  
    B for2tst                 // branch to test of inner loop  
  
exit2:
```



Preserving Registers

■ Preserve saved registers:

```
SUBI SP,SP,#40          // make room on stack for 5 regs
STUR LR,[SP,#32]        // save LR on stack
STUR X22,[SP,#24]       // save X22 on stack
STUR X21,[SP,#16]       // save X21 on stack
STUR X20,[SP,#8]         // save X20 on stack
STUR X19,[SP,#0]         // save X19 on stack
MOV X21, X0              // copy parameter X0 into X21
MOV X22, X1              // copy parameter X1 into X22
```





■ Restore saved registers:

```
exit1: LDUR X19, [SP,#0] // restore X19 from stack
      LDUR X20, [SP,#8]      // restore X20 from stack
      LDUR X21, [SP,#16]     // restore X21 from stack
      LDUR X22, [SP,#24]     // restore X22 from stack
      LDUR X30, [SP,#32]     // restore LR from stack
      SUBI SP,SP,#40         // restore stack pointer
```






Effect of Compiler Optimization

Compiled with gcc for Pentium 4 under Linux



Effect of Language and Algorithm



Lessons Learnt

- Instruction count and CPI are not good performance indicators in isolation
- Compiler optimizations are sensitive to the algorithm
- Java/JIT compiled code is significantly faster than JVM interpreted
 - Comparable to optimized C in some cases
- Nothing can fix a dumb algorithm!

Arrays vs. Pointers

- Array indexing involves
 - Multiplying index by element size
 - Adding to array base address
- Pointers correspond directly to memory addresses
 - Can avoid indexing complexity

Example: Clearing an Array

```
clear1(int array[], int size) {  
    int i;  
    for (i = 0; i < size; i += 1)  
        array[i] = 0;  
}
```

```
MOV X9,XZR      // i = 0  
loop1: LSL X10,X9,#3 // X10 = i * 8  
       ADD X11,X0,X10 // X11 = address  
                      // of array[i]  
       STUR XZR,[X11,#0]  
                      // array[i] = 0  
       ADDI X9,X9,#1 // i = i + 1  
       CMP X9,X1     // compare i to  
                      // size  
       B.LT loop1    // if (i < size)  
                      // go to loop1
```

```
clear2(int *array, int size) {  
    int *p;  
    for (p = &array[0]; p < &array[size];  
         p = p + 1)  
        *p = 0;  
}
```

```
MOV X9,X0      // p = address of  
               // array[0]  
       LSL X10,X1,#3 // X10 = size * 8  
       ADD X11,X0,X10 // X11 = address  
                      // of array[size]  
loop2: STUR XZR,0[X9,#0]  
                      // Memory[p] = 0  
       ADDI X9,X9,#8 // p = p + 8  
       CMP X9,X11    // compare p to <  
                      // &array[size]  
       B.LT loop2    // if (p <  
                      // &array[size])  
                      // go to loop2
```

Comparison of Array vs. Ptr

- Multiply “strength reduced” to shift
- Array version requires shift to be inside loop
 - Part of index calculation for incremented i
 - c.f. incrementing pointer
- Compiler can achieve same effect as manual use of pointers
 - Induction variable elimination
 - Better to make program clearer and safer

ARM & MIPS Similarities

- ARM: the most popular embedded core
- Similar basic set of instructions to MIPS

	ARM	MIPS
Date announced	1985	1985
Instruction size	32 bits	32 bits
Address space	32-bit flat	32-bit flat
Data alignment	Aligned	Aligned
Data addressing modes	9	3
Registers	$15 \times 32\text{-bit}$	$31 \times 32\text{-bit}$
Input/output	Memory mapped	Memory mapped

Instruction Encoding

		<table border="1"> <tr><td>31</td><td>21 20</td><td>16 15</td><td>10 9</td><td>5 4</td><td>0</td></tr> <tr><td>LEGv8</td><td>opcode¹¹</td><td>Rm⁵</td><td>Const⁶</td><td>Rn⁵</td><td>Rd⁵</td></tr> </table>	31	21 20	16 15	10 9	5 4	0	LEGv8	opcode ¹¹	Rm ⁵	Const ⁶	Rn ⁵	Rd ⁵		
31	21 20	16 15	10 9	5 4	0											
LEGv8	opcode ¹¹	Rm ⁵	Const ⁶	Rn ⁵	Rd ⁵											
Register-register	MIPS	<table border="1"> <tr><td>31</td><td>26 25</td><td>21 20</td><td>16 15</td><td>11 10</td><td>6 5</td><td>0</td></tr> <tr><td></td><td>Op⁶</td><td>Rs1⁵</td><td>Rs2⁵</td><td>Rd⁵</td><td>Const⁵</td><td>Opx⁶</td></tr> </table>	31	26 25	21 20	16 15	11 10	6 5	0		Op ⁶	Rs1 ⁵	Rs2 ⁵	Rd ⁵	Const ⁵	Opx ⁶
31	26 25	21 20	16 15	11 10	6 5	0										
	Op ⁶	Rs1 ⁵	Rs2 ⁵	Rd ⁵	Const ⁵	Opx ⁶										
ARMv7	<table border="1"> <tr><td>31</td><td>28 27</td><td>20 19</td><td>16 15</td><td>12 11</td><td>4 3</td><td>0</td></tr> <tr><td></td><td>Opx⁴</td><td>Op⁸</td><td>Rs1⁴</td><td>Rd⁴</td><td>Opx⁸</td><td>Rs2⁴</td></tr> </table>	31	28 27	20 19	16 15	12 11	4 3	0		Opx ⁴	Op ⁸	Rs1 ⁴	Rd ⁴	Opx ⁸	Rs2 ⁴	
31	28 27	20 19	16 15	12 11	4 3	0										
	Opx ⁴	Op ⁸	Rs1 ⁴	Rd ⁴	Opx ⁸	Rs2 ⁴										
Data transfer	LEGv8	<table border="1"> <tr><td>31</td><td>21 20</td><td></td><td>12 11 10 9</td><td>5 4</td><td>0</td></tr> <tr><td></td><td>opcode¹¹</td><td></td><td>Const⁹</td><td>Op²</td><td>Rn⁵</td></tr> </table>	31	21 20		12 11 10 9	5 4	0		opcode ¹¹		Const ⁹	Op ²	Rn ⁵		
31	21 20		12 11 10 9	5 4	0											
	opcode ¹¹		Const ⁹	Op ²	Rn ⁵											
MIPS	<table border="1"> <tr><td>31</td><td>26 25</td><td>21 20</td><td>16 15</td><td></td><td>0</td></tr> <tr><td></td><td>Op⁶</td><td>Rs1⁵</td><td>Rs2⁵</td><td>Const¹⁶</td><td></td></tr> </table>	31	26 25	21 20	16 15		0		Op ⁶	Rs1 ⁵	Rs2 ⁵	Const ¹⁶				
31	26 25	21 20	16 15		0											
	Op ⁶	Rs1 ⁵	Rs2 ⁵	Const ¹⁶												
ARMv7	<table border="1"> <tr><td>31</td><td>28 27</td><td>20 19</td><td>16 15</td><td>12 11</td><td>0</td></tr> <tr><td></td><td>Opx⁴</td><td>Op⁸</td><td>Rs1⁴</td><td>Rd⁴</td><td>Const¹²</td></tr> </table>	31	28 27	20 19	16 15	12 11	0		Opx ⁴	Op ⁸	Rs1 ⁴	Rd ⁴	Const ¹²			
31	28 27	20 19	16 15	12 11	0											
	Opx ⁴	Op ⁸	Rs1 ⁴	Rd ⁴	Const ¹²											
Branch	LEGv8	<table border="1"> <tr><td>31</td><td>24 23</td><td></td><td></td><td>5 4</td><td>0</td></tr> <tr><td></td><td>opcode⁸</td><td></td><td>Const¹⁹</td><td></td><td>Rt⁵</td></tr> </table>	31	24 23			5 4	0		opcode ⁸		Const ¹⁹		Rt ⁵		
31	24 23			5 4	0											
	opcode ⁸		Const ¹⁹		Rt ⁵											
MIPS	<table border="1"> <tr><td>31</td><td>26 25</td><td>21 20</td><td>16 15</td><td></td><td>0</td></tr> <tr><td></td><td>Op⁶</td><td>Rs1⁵</td><td>Opx⁵/Rs2⁵</td><td>Const¹⁶</td><td></td></tr> </table>	31	26 25	21 20	16 15		0		Op ⁶	Rs1 ⁵	Opx ⁵ /Rs2 ⁵	Const ¹⁶				
31	26 25	21 20	16 15		0											
	Op ⁶	Rs1 ⁵	Opx ⁵ /Rs2 ⁵	Const ¹⁶												
ARMv7	<table border="1"> <tr><td>31</td><td>28 27</td><td>24 23</td><td></td><td></td><td>0</td></tr> <tr><td></td><td>Opx⁴</td><td>Op⁴</td><td></td><td>Const²⁴</td><td></td></tr> </table>	31	28 27	24 23			0		Opx ⁴	Op ⁴		Const ²⁴				
31	28 27	24 23			0											
	Opx ⁴	Op ⁴		Const ²⁴												
Jump/Call	LEGv8	<table border="1"> <tr><td>31</td><td>26 25</td><td></td><td></td><td></td><td>0</td></tr> <tr><td></td><td>Op⁶</td><td></td><td>Const²⁶</td><td></td><td></td></tr> </table>	31	26 25				0		Op ⁶		Const ²⁶				
31	26 25				0											
	Op ⁶		Const ²⁶													
MIPS	<table border="1"> <tr><td>31</td><td>26 25</td><td></td><td></td><td></td><td>0</td></tr> <tr><td></td><td>Op⁶</td><td></td><td>Const²⁶</td><td></td><td></td></tr> </table>	31	26 25				0		Op ⁶		Const ²⁶					
31	26 25				0											
	Op ⁶		Const ²⁶													
ARMv7	<table border="1"> <tr><td>31</td><td>28 27</td><td>24 23</td><td></td><td></td><td>0</td></tr> <tr><td></td><td>Opx⁴</td><td>Op⁴</td><td></td><td>Const²⁴</td><td></td></tr> </table>	31	28 27	24 23			0		Opx ⁴	Op ⁴		Const ²⁴				
31	28 27	24 23			0											
	Opx ⁴	Op ⁴		Const ²⁴												
		<table border="1"> <tr><td>■</td><td>Opcde</td><td>□</td><td>Register</td><td>□</td><td>Constant</td></tr> </table>	■	Opcde	□	Register	□	Constant								
■	Opcde	□	Register	□	Constant											

The Intel x86 ISA

- Evolution with backward compatibility
 - 8080 (1974): 8-bit microprocessor
 - Accumulator, plus 3 index-register pairs
 - 8086 (1978): 16-bit extension to 8080
 - Complex instruction set (CISC)
 - 8087 (1980): floating-point coprocessor
 - Adds FP instructions and register stack
 - 80286 (1982): 24-bit addresses, MMU
 - Segmented memory mapping and protection
 - 80386 (1985): 32-bit extension (now IA-32)
 - Additional addressing modes and operations
 - Paged memory mapping as well as segments

The Intel x86 ISA

■ Further evolution...

- i486 (1989): pipelined, on-chip caches and FPU
 - Compatible competitors: AMD, Cyrix, ...
- Pentium (1993): superscalar, 64-bit datapath
 - Later versions added MMX (Multi-Media eXtension) instructions
 - The infamous FDIV bug
- Pentium Pro (1995), Pentium II (1997)
 - New microarchitecture (see Colwell, *The Pentium Chronicles*)
- Pentium III (1999)
 - Added SSE (Streaming SIMD Extensions) and associated registers
- Pentium 4 (2001)
 - New microarchitecture
 - Added SSE2 instructions



The Intel x86 ISA

- And further...
 - AMD64 (2003): extended architecture to 64 bits
 - EM64T – Extended Memory 64 Technology (2004)
 - AMD64 adopted by Intel (with refinements)
 - Added SSE3 instructions
 - Intel Core (2006)
 - Added SSE4 instructions, virtual machine support
 - AMD64 (announced 2007): SSE5 instructions
 - Intel declined to follow, instead...
 - Advanced Vector Extension (announced 2008)
 - Longer SSE registers, more instructions
- If Intel didn't extend with compatibility, its competitors would!
 - Technical elegance ≠ market success

Basic x86 Registers

Name	Use
31	0
EAX	GPR 0
ECX	GPR 1
EDX	GPR 2
EBX	GPR 3
ESP	GPR 4
EBP	GPR 5
ESI	GPR 6
EDI	GPR 7
CS	Code segment pointer
SS	Stack segment pointer (top of stack)
DS	Data segment pointer 0
ES	Data segment pointer 1
FS	Data segment pointer 2
GS	Data segment pointer 3
EIP	Instruction pointer (PC)
EFLAGS	Condition codes



Basic x86 Addressing Modes

■ Two operands per instruction


Source/dest operand	Second source operand
Register	Register
Register	Immediate
Register	Memory
Memory	Register
Memory	Immediate

■ Memory addressing modes

- Address in register
- Address = $R_{base} + \text{displacement}$
- Address = $R_{base} + 2^{\text{scale}} \times R_{index}$ (scale = 0, 1, 2, or 3)
- Address = $R_{base} + 2^{\text{scale}} \times R_{index} + \text{displacement}$

x86 Instruction Encoding


a. JE EIP + displacement




b. CALL



c. MOV EBX, [EDI + 45]



d. PUSH ESI



e. ADD EAX, #6765



f. TEST EDX, #42



- Variable length encoding

- Postfix bytes specify addressing mode
- Prefix bytes modify operation
 - Operand length, repetition, locking, ...

Implementing IA-32

- Complex instruction set makes implementation difficult
 - Hardware translates instructions to simpler microoperations
 - Simple instructions: 1–1
 - Complex instructions: 1–many
 - Microengine similar to RISC
 - Market share makes this economically viable
- Comparable performance to RISC
 - Compilers avoid complex instructions




Fallacies

- Powerful instruction \Rightarrow higher performance
 - Fewer instructions required
 - But complex instructions are hard to implement
 - May slow down all instructions, including simple ones
 - Compilers are good at making fast code from simple instructions
- Use assembly code for high performance
 - But modern compilers are better at dealing with modern processors
 - More lines of code \Rightarrow more errors and less productivity

Fallacies

- Backward compatibility \Rightarrow instruction set doesn't change
 - But they do accrete more instructions



x86 instruction set

Pitfalls

- Sequential words are not at sequential addresses
 - Increment by 4, not by 1!
- Keeping a pointer to an automatic variable after procedure returns
 - e.g., passing pointer back via an argument
 - Pointer becomes invalid when stack popped

Concluding Remarks

- Design principles
 - 1. Simplicity favors regularity
 - 2. Smaller is faster
 - 3. Make the common case fast
 - 4. Good design demands good compromises
- Layers of software/hardware
 - Compiler, assembler, hardware
- LEGv8: typical of RISC ISAs
 - c.f. x86

Concluding Remarks

- Additional ARMv8 features:
 - Flexible second operand
 - Additional addressing modes
 - Conditional instructions (e.g. CSET, CINC)

Class	Loads/Stores		Operations		Branches		Total	
	AL	ML	AL	ML	AL	ML	AL	ML
Integer	49	145	74	105	--	--	123	250
Floating Point & Int Mul/Div	0	18	63	156	--	--	63	174
SIMD/Vector	16	166	229	371	--	--	245	537
System/Special	11	55	52	40	--	--	63	95
—	—	—	--	--	23	14	23	14
Total	76	384	418	672	23	14	517	1070