



# SystemVerilog Assertions


Type	Description
Immediate assertions	<p><u>Syntax:</u></p> <pre>[label:]assert (boolean_expression)               // pass block else               //fail block</pre> <p>SIGNAL_ASSERTED_ERR: assert(signal) // pass block omitted else \$error("Assertion failed");</p>
Concurrent assertions	<p>Are SVA directives used to verify that a property holds.</p> <p><u>Syntax:</u></p> <pre>[label:] assert <i>property</i> (<i>property_name</i>); <i>property</i> my_property;     @(<i>posedge clk</i>) (<i>rst_n</i> != x &amp;&amp; <i>rst_n</i> != Z) endproperty  assert <i>property</i> (my_property);</pre>
Cover	<p>Is SVA directive used to verify that a property occurs during simulation.</p> <p><u>Syntax:</u></p> <pre>[label:] cover <i>property</i> (<i>property_name</i>);</pre>



```
property my_property;  
    @ (posedge clk) (rst_n !== x && rst_n != Z)  
endproperty  
  
cover property (my_property);
```

## SVA Syntax

### Property

Declaration	<b>property</b> my_property[(port0, port1, ...)]; <assertion variable declarations> // AVD property_statement <b>endproperty</b>
Operator	<b>Description</b>  Overlapping sequence implication operator  ->  Syntax: sequence1  -> sequence2  sequence2 will start in the same clock cycle in which sequence1 will end  Example: signal1 ##1 signal2  -> signal3 ##1 signal4  Antecedent                      Consequent




	<p>Figure 1 shows four signals: signal1, signal2, signal3, and signal4. All signals transition from low to high at the same time. signal1 has a long high period. signal2 follows signal1. signal3 follows signal2. signal4 follows signal3. Vertical dashed lines indicate the start of each transition.</p>
Non-overlapping sequence implication operator $ =>$	<p>Syntax: sequence1 <math> =&gt;</math> sequence2</p> <p>sequence2 will start one clock cycle after sequence1 has ended</p> <p>Example: signal1 ##1 signal2 <math> =&gt;</math> signal3 ##1 signal4</p> <p>Figure 2 shows four signals: signal1, signal2, signal3, and signal4. signal1 transitions from low to high. One clock cycle later, signal2 transitions from low to high. Another clock cycle later, signal3 transitions from low to high. A final clock cycle later, signal4 transitions from low to high. Vertical dashed lines indicate the start of each transition.</p>
not	<p>Syntax: not my_property;</p> <p>It is not recommended to negate properties that contain an implication operator. The result of such a negation might be hard</p>



	<p>to predict.</p> <p>Example:</p> <pre><b>property</b> my_property;     @<b>(posedge</b> clk)         signal1  -&gt; signal2; <b>endproperty</b></pre> <p><b>not</b> my_property is equivalent to signal1 &amp;&amp; !signal2.      The correct negation should be signal1  -&gt; not signal2</p>
and	<p>Syntax:</p> <pre><b>property</b> my_property;     property1 <b>and</b> property2; <b>endproperty</b></pre> <p>Both properties should start at the same evaluation time and may end at different cycles. The assertion will pass only if both properties hold.</p>
or	<p>Syntax:</p> <pre><b>property</b> my_property;     property1 <b>or</b> property2; <b>endproperty</b></pre> <p>Both properties should start at the same evaluation time and may end at different cycles. The assertion will pass only if at least one property holds.</p>
until	<p>Syntax:</p> <pre><b>property</b> my_property;     property1 <b>until</b> property2; <b>endproperty</b></pre>



	<p>my_property evaluates to true if property1 evaluates to true for every clock cycle beginning with the starting point, and finishing one clock cycle before property2 starts to evaluate to true.</p> <p>Example:</p> <pre>property my_property;     req  =&gt; busy <b>until</b> ready; endproperty</pre> <p>The timing diagram shows three signals: req, busy, and ready. The req signal has a pulse starting at the first vertical dashed line. The busy signal starts its pulse at the second vertical dashed line and ends its pulse at the third vertical dashed line. The ready signal starts its pulse at the fourth vertical dashed line. Vertical dashed lines indicate the boundaries of clock cycles.</p> <p style="text-align: center;">Figure 3</p>
until_with	<p>Syntax:</p> <pre>property my_property;     property1 <b>until_with</b> property2; endproperty</pre> <p>my_property evaluates to true if property1 evaluates to true for every clock cycle beginning with the starting point, and finishing the same cycle when property2 starts to evaluate to true.</p> <p>Example:</p> <pre>property my_property;     req  =&gt; busy <b>until_with</b> ready; endproperty</pre>



	<p><b>disable iff</b></p> <p>Syntax:</p> <pre><b>property</b> my_property;     <b>disable iff</b>(boolean_condition)         property_statement     <b>endproperty</b></pre> <p>Causes the assertion checking to be terminated if the boolean condition is evaluated to TRUE.</p> <p>Example:</p> <pre><b>property</b> my_property(<b>input</b> rst_n);     @(<b>posedge</b> clk)         <b>disable iff</b>(rst_n == 0)             signal1  =&gt; signal2;     <b>endproperty</b></pre>
--	---

## Sequences

Declaration	<b>sequence</b> my_sequence [(port0, port1, ...)] <assertion variable declarations> //AVD <sequence expressions> <b>endsequence</b>
Operators	<b>Description</b>





Temporal delay ## with integer	<p>signal1 ##1 signal 2</p> <p><b>signal1</b></p>  <p><b>signal2</b></p> <p align="center">Figure 5</p>
Temporal delay ## with range	<p>signal1 ##[0:2] signal 2</p> <p><b>signal1</b></p>  <p><b>signal2</b></p> <p align="center">Figure 6. 0 - delay</p> <p><b>signal1</b></p>  <p><b>signal2</b></p> <p align="center">Figure 7 1-delay</p> <p><b>signal1</b></p>  <p><b>signal2</b></p> <p align="center">Figure 8. 2-delay</p>
Consecutive repetition [*m] or range [*n:m], [*],[+]	<p>Where n,m re natural numbers, m&gt;n&gt;=1. The \$ sign can be used to represent infinity</p> <p>Example:</p> <p>signal1[*1:2] ##1 signal2</p>



Figure 9

The length of signal1 is 1 clock cycle




Figure 10

The length of signal1 is 2 clock cycle


Abbreviations:

- [\*] is the same as [\*0:\$]
- [+] is the same as [\*1:\$]



<p>Non-consecutive repetition [=n], [=n:m]</p>	<p><b>Example1:</b>  <b>signal1[=2]</b></p> <p>This is a shortcut for the following sequence  <b>!start[*0:\$] ##1 start ##1 !start[*0:\$] ##1 start ##1 !start[*0:\$]</b></p> <p><b>Example2:</b>  <b>signal1[=2] ##1 signal2</b></p>  <p align="center"><b>Figure 11</b></p>
<p>Goto non-consecutive repetition [-&gt;n], [-&gt;n:m]</p>	<p><b>Example1:</b>  <b>signal1[-&gt;2]</b></p> <p>The difference between the two non-consecutive repetition is that the pattern matching is finished after the last active pulse.</p> <p><b>signal1[-&gt;2]</b> is a shortcut for the following sequence:  <b>!start[*0:\$] ##1 start ##1 !start[*0:\$] ##1 start ##1</b></p> <p>Observe that signal1 is matched before returning to the LOW state</p> <p><b>Example2:</b>  <b>signal1[=2] ##1 signal2</b></p>  <p align="center"><b>Figure 12</b></p>



and	<p>Syntax: <b>seq1 and seq2</b></p> <p>Example: <b>(signal1 ##[1:8] signal2) and (signal3 ##[0:\$] signal4)</b></p>  <p>Figure 13</p> <p>The evaluation starts at the same clock time (if each sequence has its own clock, then the AND starts at the first clocking event of each sequence), but it is not necessary to finish at the same time. The and sequence fails to match when any of the sequences fail to match.</p>
or	<p>Syntax: <b>seq1 or seq2</b></p> <p>Example: <b>(signal1 ##1 signal2) or (signal3 ##1 signal4)</b></p>  <p>Figure 14</p> <p>The result of or-ing two sequence is a match when at least one of</p>



the two sequences is a match.



## intersect

It is similar to the and operator, except that the two sequences must end at the same time.

Syntax:

seq1 **intersect** seq2

Example:

(signal1 ##[1:8] signal2) **intersect** (signal3 ##[0:\$] signal4)




Figure 15



within

Syntax:  
**seq1 within seq2**

Example:  
**signal3 ##1 signal4[\*2] within signal1 ##[4:6] signal2**





Figure 16

A match must satisfy the following conditions:

- The starting point of seq1 must be before or at the same time as the starting point of seq2.
- The ending point of seq1 must be after or at the same time as the ending point of seq2.



throughout	<p>The throughout operator specifies that a signal must hold throughout a sequence.</p> <p>Syntax:</p> <pre>signal <b>throughout</b> seq</pre> <p>Example</p> <pre>R/~W <b>throughout</b> (starting_bit ##[3:7] ending_bit)</pre>  <p>Figure 17</p>
<b>Method</b>	<b>Description</b>



## first\_match

Used to specify that only the first sequence match is considered from a range of possible matches, the rest being discarded.

Syntax:

```
first_match(seq);
```

Example:

```
sequence my_seq
    signal1 ##[1:$] signal2;
endsequence
property
    @(posedge clk)
    first_match(my_seq) |=> signal3
endproperty
```

my\_seq generates an infinite number of threads and an infinite number of matches. To prevent unexpected errors the first\_match method is used to ensure that only the first of multiple matches is considered.

Implicit first\_match:

- When a sequence is treated as a property (no implication operator in the property)

Example:

```
assert property @ (posedge clk) signal1 ##[1:2] signal2
```



Figure 18. Possible match1



Figure 19. Possible match2

For the assertion of a sequence to be successful it is sufficient to have one matched thread.

- When a sequence is used as a consequent  
 The first match of a consequent causes the property to hold and to successfully complete the assertion.

Example:

```
assert property @ (posedge clk) signal1 |->signal2
##[1:$] signal3
```




Figure 20

Required first match:

- When a sequence is used as an antecedent.  
 Each thread generated by an antecedent must match to cause the property to hold. If a thread fails to match, the assertion fails.

Example:

```
assert property @ (posedge clk) first_match( signal1
##[1:2] signal2) |->signal3
```

Successful assertion with `first_match`

Option1:



Figure 21

Option2:




Figure 22

Successful assertion without first\_match:



Figure 23

Failed assertion without first\_match:





Figure 24



triggered	<p>Used to test if the end point of a sequence was reached. An end point is a boolean expression that represents the evaluation of a thread at its last clock cycle.</p> <p>Syntax: <code>My_seq.triggered</code></p> <p>Example:</p> <pre>sequence my_seq;     signal2 ##2 signal3; endsequence sequence my_new_seq;     signal1 ##1 my_seq.triggered ##1 signal4 endsequence</pre>  <p>Figure 25</p>
-----------	---

## Variables

Declaration of a sequence	<code>sequence my_sequence[(Formal arguments)]&lt;Assertion Variable Declaration&gt;endsequence</code>
---------------------------	--



<b>Legal types</b>	<p>Legal local variable types</p> <table style="margin-left: auto; margin-right: auto;"> <tr><td><b>bit</b></td><td><b>byte</b></td><td><b>shortint</b></td><td><b>integer</b></td></tr> <tr><td><b>logic</b></td><td><b>struct</b></td><td><b>int</b></td><td><b>time</b></td></tr> <tr><td><b>reg</b></td><td><b>enum</b></td><td><b>longint</b></td><td>untyped</td></tr> </table> <p>Typed formal arguments that are are <i>not</i> local variables</p> <ul style="list-style-type: none"> <li>• <b>sequence</b></li> <li>• <b>event</b></li> </ul>	<b>bit</b>	<b>byte</b>	<b>shortint</b>	<b>integer</b>	<b>logic</b>	<b>struct</b>	<b>int</b>	<b>time</b>	<b>reg</b>	<b>enum</b>	<b>longint</b>	untyped
<b>bit</b>	<b>byte</b>	<b>shortint</b>	<b>integer</b>										
<b>logic</b>	<b>struct</b>	<b>int</b>	<b>time</b>										
<b>reg</b>	<b>enum</b>	<b>longint</b>	untyped										
<b>Illegal types</b>	<p>Illegal local variable types</p> <table style="margin-left: auto; margin-right: auto;"> <tr><td><b>shortreal</b></td><td><b>string</b></td><td>Associative arrays</td></tr> <tr><td><b>real</b></td><td><b>class</b></td><td>Dynamic arrays</td></tr> <tr><td><b>realtime</b></td><td><b>chandle</b></td><td></td></tr> </table>	<b>shortreal</b>	<b>string</b>	Associative arrays	<b>real</b>	<b>class</b>	Dynamic arrays	<b>realtime</b>	<b>chandle</b>				
<b>shortreal</b>	<b>string</b>	Associative arrays											
<b>real</b>	<b>class</b>	Dynamic arrays											
<b>realtime</b>	<b>chandle</b>												
<b>Initialization</b>	<p>Rules:</p> <ul style="list-style-type: none"> <li>• Formal Arguments are initialized before AVD variables</li> <li>• Local variables are initialized with a nonlocal variable, using the value from the time slot in which the evaluation attempt begins.</li> <li>• Non-initialized local variables are unassigned and have no default values.</li> </ul> <p>Example:</p> <pre><b>sequence</b> my_sequence( //FA     <b>local logic</b> fa_signal = signal1; ); // AVD <b>logic</b> avd_signal = 1; <b>endsequence</b></pre> <p>Fa_signal will be initialized first with the preponed value of signal1, then avd_signal will be initialized.</p> <p>Initialization of Formal Arguments:</p>												



- |  |   |
|--|---|
|  | <ul style="list-style-type: none"><li>• Only local arguments of input direction can be initialized.</li><li>• <b>inout</b>, <b>output</b> and event cannot be declared as <b>local</b>.</li></ul> |
|--|---|



Assignments	<p>Local variables can be assigned within the sequence matched item list, each variable being separated from each other by using <b>comma</b> in the parentheses.</p> <p>The variables are assigned in order of appearance.</p> <p>Non-local variables cannot be directly assigned in a sequence, it is necessary to assign them through function calls.</p> <p>Example:</p> <pre>sequence my_sequence( //FA     local logic fa_signal = signal1; ); // AVD logic avd_signal = 1; (signal1, fa_signal = 1) ##1 (signal2, avd_signal = !signal2) ##1 (\$fall(signal3), set_flag()) endsequence</pre> <p>// flag and set_flag function are declared in the module</p> <pre>function void set_flag()     flag &lt;= 1; endfunction</pre> <p>Assignments can be used in repetitions:</p> <pre>(signal1, counter = 0) ##1 (signal2, counter += 1)[*10] ##1 counter == 10</pre>
User-defined repetitions	<p>Local variables cannot be used in temporal ranges, but they can be used as counters for user-defined repetitions or delays.</p> <p>Example:</p> <p><u>Illegal</u> use of local variables</p> <pre>\$rose(signal1) ##1 signal2[0:MAX] ##1 signal3</pre> <p><u>Legal</u> use of local variables</p> <pre>local int count; (\$rose(signal1), count = 0) ##1 (signal2, count += 1)[0:\$] ##1</pre>



(signal3 && count < MAX)



Passing and binding  
Local Variables to  
instance of a  
subsequence

Method 1: Using an untyped formal argument

```
sequence binded_seq(signal)
    signal3 ##1 (signal1, s = signal2)
endsequence

sequence my_seq
    local logic s;
    signal2 ##1 binded_seq(s) ##1 signal4 == s
endsequence
```

my\_seq is equivalent to:

```
signal2 ##1 signal3 ##1 (signal1, s = signal2) ##1 signal4 == s
```

Method 2: Using a typed formal argument

```
sequence binded_seq(local output logic signal)
    signal3 ##1 (signal1, s = signal2)
endsequence

sequence my_seq
    local logic s;
    signal2 ##1 binded_seq(s) ##1 signal4 == s
endsequence
```

Method 3: Using triggered

```
sequence binded_seq(local output logic signal)
    signal3 ##3 (signal1, s = signal2)
endsequence
```

```
sequence my_seq
    local logic s;
    signal2 ##1 binded_seq(s).triggered ##1 signal4 == s
endsequence
```


In this case the end point of binded\_seq(s) must occur 1 clock cycle after signal2 was asserted. The starting point of



binded\_seq(s) is before signal2 is asserted.

Using **and**, **or**,  
**intersect** with local  
variablesUsing local variables on parallel “**or**” Threads.

The **or** operand generates two concurrent threads, each thread having separate copies of the local variables. If a local variable is set on one thread, the other thread wouldn't be able to access it.

Using local variables on parallel “**and**”/**intersect**” Threads.


The **and**/**intersect** operands generate two concurrent threads, each having separate copies of the local variables. At the end of the evaluations, the two threads are merged into one. This will create problems when a local variable is assigned in both threads, and later used after the threads are merged.

Example:

```
//illegal sequence
sequence my_sequence;
    int signal_cp;
    ((signal1 ##1 (signal2, signal_cp = signal3)) and (signal3
        ##1 (signal4, signal_cp = signal4))) ##1 (signal1 ==
            signal_cp)
endsequence
```

In this case we have an illegal assignment of signal\_cp in both threads.

```
// legal sequence
```



## System functions

Function	Description
\$onehot(signal)	Returns true if only one bit of the signal HIGH
\$onehot0(signal)	Returns true if only one bit of the signal is LOW
\$isunknown(signal)	Returns true if at most one bit of the signal is X or Z
\$rose(signal)	Returns true if the signal has changed value to 1 in the current evaluation cycle
\$fell(signal)	Returns true if the signal has changed value to 0 in the current evaluation cycle



\$stable(signal)	Returns true if the signal has the same value as it had in the previous evaluation cycle
\$past(signal, number_of_cc)	Returns the value of the signal at a previous evaluation cycle specified through the number_of_cc argument

[SVA - .json files](#)