{"payload":{"header_redesign_enabled":false,"results":[{"id":"236868038","archived":false,"color":"#b2b7f8","followers":1,"has_funding_file":false,"hl_name":"amir78729/Logical-Circuits-Course-Final-Project","hl_trunc_description":"My Logical Circuits course Final Project - Fall98(2019) - VERILOG","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":236868038,"name":"Logical-Circuits-Course-Final-Project","owner_id":44297246,"owner_login":"amir78729","updated_at":"2020-09-05T17:55:46.409Z","has_issues":true}},"sponsorable":false,"topics":["verilog","logical-circuits"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":67,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aamir78729%252FLogical-Circuits-Course-Final-Project%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/amir78729/Logical-Circuits-Course-Final-Project/star":{"post":"HHK9HshrRfj5qsKOIyB3jW2SvtpGUScWd3BBMnMqEu6XadPITZmRPW73mnnMWcjheQ-8gK5HFiU07IKRP2dgbg"},"/amir78729/Logical-Circuits-Course-Final-Project/unstar":{"post":"QShTE8mL-GthCwpbrOpH4jdtG5fiDIXylMDmXIbGQRlqkHLLCoZhQXkI8fL-TIt_9qQdq5Hj6FaDWX5faRvnZA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"17aaJd1PRYqlpt-4JSByReYZ9ypjU16OT-TuOhoGU2_iZJatZM03xFWJwSioF-BPj60A-WXtEQ9Xue6HW5dzhQ"}}},"title":"Repository search results"}