BASIC COMPUTER ORGANIZATION AND DESIGN


- Instruction Codes
- Computer Registers
- Computer Instructions
- Timing and Control
- Instruction Cycle
- Memory Reference Instructions
- Input-Output and Interrupt
- Complete Computer Description
- Design of Basic Computer
- Design of Accumulator Logic

INTRODUCTION

- Every different processor type has its own design (different registers, buses, microoperations, machine instructions, etc)
- Modern processor is a very complex device
- It contains
 - Many registers
 - Multiple arithmetic units, for both integer and floating point calculations
 - The ability to pipeline several consecutive instructions to speed execution
 - Etc.
- However, to understand how processors work, we will start with a simplified processor model
- This is similar to what real processors were like ~25 years ago
- M. Morris Mano introduces a simple processor model he calls the Basic Computer
- We will use this to introduce processor organization and the relationship of the RTL model to the higher level computer processor

THE BASIC COMPUTER

- The Basic Computer has two components, a processor and memory
- The memory has 4096 words in it
 - $-4096 = 2^{12}$, so it takes 12 bits to select a word in memory
- Each word is 16 bits long




INSTRUCTIONS

- Program
 - A sequence of (machine) instructions
- (Machine) Instruction
 - A group of bits that tell the computer to perform a specific operation (a sequence of micro-operation)
- The instructions of a program, along with any needed data are stored in memory
- The CPU reads the next instruction from memory
- It is placed in an Instruction Register (IR)
- Control circuitry in control unit then translates the instruction into the sequence of microoperations necessary to implement it

INSTRUCTION FORMAT


- A computer instruction is often divided into two parts
 - An opcode (Operation Code) that specifies the operation for that instruction
 - An address that specifies the registers and/or locations in memory to use for that operation
- In the Basic Computer, since the memory contains 4096 (= 2¹²) words, we needs 12 bit to specify which memory address this instruction will use
- In the Basic Computer, bit 15 of the instruction specifies the addressing mode (0: direct addressing, 1: indirect addressing)
- Since the memory words, and hence the instructions, are
 16 bits long, that leaves 3 bits for the instruction's opcode

Instruction Format



ADDRESSING MODES

- The address field of an instruction can represent either
 - Direct address: the address in memory of the data to use (the address of the operand), or
 - Indirect address: the address in memory of the address in memory of the data to use



- Effective Address (EA)
 - The address, that can be directly used without modification to access an operand for a computation-type instruction, or as the target address for a branch-type instruction

PROCESSOR REGISTERS

- A processor has many registers to hold instructions, addresses, data, etc
- The processor has a register, the Program Counter (PC) that holds the memory address of the next instruction to get
 - Since the memory in the Basic Computer only has 4096 locations, the PC only needs 12 bits
- In a direct or indirect addressing, the processor needs to keep track of what locations in memory it is addressing: The Address Register (AR) is used for this
 - The AR is a 12 bit register in the Basic Computer
- When an operand is found, using either direct or indirect addressing, it is placed in the *Data Register* (DR). The processor then uses this value as data for its operation
- The Basic Computer has a single general purpose register the Accumulator (AC)


PROCESSOR REGISTERS

- The significance of a general purpose register is that it can be referred to in instructions
 - e.g. load AC with the contents of a specific memory location; store the contents of AC into a specified memory location
- Often a processor will need a scratch register to store intermediate results or other temporary data; in the Basic Computer this is the *Temporary Register* (TR)
- The Basic Computer uses a very simple model of input/output (I/O) operations
 - Input devices are considered to send 8 bits of character data to the processor
 - The processor can send 8 bits of character data to output devices
- The Input Register (INPR) holds an 8 bit character gotten from an input device
- The Output Register (OUTR) holds an 8 bit character to be send to an output device

COMMON BUS SYSTEM

- The registers in the Basic Computer are connected using a bus
- This gives a savings in circuitry over complete connections between registers


COMMON BUS SYSTEM



COMMON BUS SYSTEM

• Three control lines, S_2 , S_1 , and S_0 control which register the bus selects as its input


S ₂ S ₁ S	S ₀	Register
0 0	0	х
0 0	1	AR
0 1	0	PC
0 1	1	DR
1 0	0	AC
1 0	1	IR
1 1	0	TR
1 1	1	Memory



- Either one of the registers will have its load signal activated, or the memory will have its read signal activated
 - Will determine where the data from the bus gets loaded
- The 12-bit registers, AR and PC, have 0's loaded onto the bus in the high order 4 bit positions
- When the 8-bit register OUTR is loaded from the bus, the data comes from the low order 8 bits on the bus

BASIC COMPUTER INSTRUCTIONS

Basic Computer Instruction Format



Memory-Reference Instructions

Register-Reference Instructions (OP-code = 111, I = 0)

Input-Output Instructions

$$(OP-code = 111, I = 1)$$

15			12	11
1	1	1	1	I/O operation

BASIC COMPUTER INSTRUCTIONS

	Symbol AND ADD LDA STA BUN BSA ISZ	Hex Code I = 0 I = 1 0xxx 8xxx 1xxx 9xxx 2xxx Axxx 3xxx Bxxx 4xxx Cxxx 5xxx Dxxx 6xxx Exxx	Description AND memory word to AC Add memory word to AC Load AC from memory Store content of AC into memory Branch unconditionally Branch and save return address Increment and skip if zero	memory retimee
	CLA CLE CMA CME CIR CIL INC SPA SNA SZA SZE HLT	7800 7400 7200 7100 7080 7040 7020 7010 7008 7004 7002 7001	Clear AC Clear E Complement AC Complement E Circulate right AC and E Circulate left AC and E Increment AC Skip next instr. if AC is positive Skip next instr. if AC is negative Skip next instr. if AC is zero Skip next instr. if E is zero Halt computer	register viocilla
9	OUT SKI SKO ION IOF	F800 F400 F200 F100 F080 F040	Input character to AC Output character from AC Skip on input flag Skip on output flag Interrupt on Interrupt off	I/() X

INSTRUCTION SET COMPLETENESS

A computer should have a set of instructions so that the user can construct machine language programs to evaluate any function that is known to be computable.

Instruction Types

Functional Instructions

- Arithmetic, logic, and shift instructions
- ADD, CMA, INC, CIR, CIL, AND, CLA

Transfer Instructions

- Data transfers between the main memory and the processor registers
- LDA, STA

Control Instructions

- Program sequencing and control
- BUN, BSA, ISZ

Input/Output Instructions

- Input and output
- INP, OUT

(CONTROL UNIT

 Control unit (CU) of a processor translates from machine instructions to the control signals for the microoperations that implement them




- Control units are implemented in one of two ways
- Hardwired Control
 - CU is made up of sequential and combinational circuits to generate the control signals
- Microprogrammed Control
 - A control memory on the processor contains microprograms that activate the necessary control signals
- We will consider a hardwired implementation of the control unit for the Basic Computer

TIMING SIGNALS

- Generated by 4-bit sequence counter and 4×16 decoder
- The SC can be incremented or cleared.
- Example: $T_0, T_1, T_2, T_3, T_4, T_0, T_1, \dots$

Assume: At time T₄, SC is cleared to 0 if decoder output D3 is active.



INSTRUCTION CYCLE

- In Basic Computer, a machine instruction is executed in the following cycle:
 - 1. Fetch an instruction from memory
 - 2. Decode the instruction
 - 3. Read the effective address from memory if the instruction has an indirect address
 - 4. Execute the instruction
- After an instruction is executed, the cycle starts again at step 1, for the next instruction
- Note: Every different processor has its own (different) instruction cycle


FETCH and DECODE

Fetch and Decode


T0: AR \leftarrow PC (S₀S₁S₂=010, T0=1)

T1: $IR \leftarrow M [AR], PC \leftarrow PC + 1 (S0S1S2=111, T1=1)$

T2: D0, ..., D7 \leftarrow Decode IR(12-14), AR \leftarrow IR(0-11), I \leftarrow IR(15)



DETERMINE THE TYPE OF INSTRUCTION



REGISTER REFERENCE INSTRUCTIONS

Register Reference Instructions are identified when

- $D_7 = 1$, I = 0
- Register Ref. Instr. is specified in b₀ ~ b₁₁ of IR
- Execution starts with timing signal T₃

$$r = D_7 I'T_3 => Register Reference Instruction Bi = IR(i), i=0,1,2,...,11$$

	r:	SC ← 0
CLA	rB₁₁:	AC ← 0
CLE	rB₁₀:	E ← 0
CMA	rB ₉ :	AC ← AC'
CME	rB _s :	E ← E'
CIR	rB_7 :	$AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)$
CIL	rB ₆ :	$AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)$
INC	rB ₅ :	AC ← AC + 1
SPA	rB₄:	if (AC(15) = 0) then (PC ← PC+1)
SNA	rB_3 :	if $(AC(15) = 1)$ then $(PC \leftarrow PC+1)$
SZA	rB_2 :	if (AC = 0) then (PC ← PC+1)
SZE	rB₁:	if (E = 0) then (PC ← PC+1)
HLT	rB_0 :	S ← 0 (S is a start-stop flip-flop)

MEMORY REFERENCE INSTRUCTIONS

Symbol	Operation Decoder	Symbolic Description AC AC AC MIADI
AND	D_{o}	$ AC \leftarrow AC \land M[AR]$
ADD	$D_1^{"}$	$AC \leftarrow AC + M[AR], E \leftarrow C_{out}$
LDA	D_{2}^{T}	$AC \leftarrow AC + M[AR], E \leftarrow C_{out}$ $AC \leftarrow AC \land DR$ $AC \leftarrow M[AR]$
STA	D_3	M[AR] ← AC
BUN	D_4	PC ← AR
BSA	D_{5}^{T}	$M[AR] \leftarrow PC, PC \leftarrow AR + 1$
ISZ	D_6°	$M[AR] \leftarrow M[AR] + 1$, if $M[AR] + 1 = 0$ then $PC \leftarrow PC+1$

- The effective address of the instruction is in AR and was placed there during timing signal T_2 when I = 0, or during timing signal T_3 when I = 1
- Memory cycle is assumed to be short enough to complete in a CPU cycle
- The execution of MR instruction starts with T₄

AND to AC

 D_0T_4 : DR \leftarrow M[AR] Read operand D_0T_5 : AC \leftarrow AC \wedge DR, SC \leftarrow 0 AND with AC

ADD to AC

 D_1T_4 : DR \leftarrow M[AR] Read operand

 D_1T_5 : AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0 Add to AC and store carry in E

MEMORY REFERENCE INSTRUCTIONS

LDA: Load to AC

 D_2T_4 : DR \leftarrow M[AR]

 D_2T_5 : AC \leftarrow DR, SC \leftarrow 0

STA: Store AC


 D_3T_4 : M[AR] \leftarrow AC, SC \leftarrow 0

BUN: Branch Unconditionally

 D_4T_4 : PC \leftarrow AR, SC \leftarrow 0

BSA: Branch and Save Return Address

 $M[AR] \leftarrow PC, PC \leftarrow AR + 1$



MEMORY REFERENCE INSTRUCTIONS

BSA:

 D_5T_4 : M[AR] \leftarrow PC, AR \leftarrow AR + 1

 D_5T_5 : PC \leftarrow AR, SC \leftarrow 0


ISZ: Increment and Skip-if-Zero

 D_6T_4 : DR \leftarrow M[AR]

 D_6T_5 : DR \leftarrow DR + 1

 D_6T_4 : M[AR] \leftarrow DR, if (DR = 0) then (PC \leftarrow PC + 1), SC \leftarrow 0

FLOWCHART FOR MEMORY REFERENCE INSTRUCTIONS




INPUT-OUTPUT AND INTERRUPT

A Terminal with a keyboard and a Printer


Input-Output Configuration

INPR Input register - 8 bits
 OUTR Output register - 8 bits
 FGI Input flag - 1 bit
 FGO Output flag - 1 bit
 IEN Interrupt enable - 1 bit



- The terminal sends and receives serial information
- The serial info. from the keyboard is shifted into INPR
- The serial info. for the printer is stored in the OUTR
- INPR and OUTR communicate with the terminal serially and with the AC in parallel.
- The flags are needed to *synchronize* the timing difference between I/O device and the computer

PROGRAM CONTROLLED DATA TRANSFER



INPUT-OUTPUT INSTRUCTIONS

$$D_7IT_3 = p$$

IR(i) = B_i, i = 6, ..., 11

INP OUT SKI SKO ION IOF	pB ₁₀ : pB ₉ : pB ₈ : pB ₇ :	$SC \leftarrow 0$ $AC(0-7) \leftarrow INPR, FGI \leftarrow 0$ $OUTR \leftarrow AC(0-7), FGO \leftarrow 0$ $if(FGI = 1) then (PC \leftarrow PC + 1)$ $if(FGO = 1) then (PC \leftarrow PC + 1)$ $IEN \leftarrow 1$ $IEN \leftarrow 0$	Clear SC Input char. to AC Output char. from AC Skip on input flag Skip on output flag Interrupt enable on Interrupt enable off
--	---	---	---

PROGRAM-CONTROLLED INPUT/OUTPUT

- Program-controlled I/O
 - Continuous CPU involvement I/O takes valuable CPU time
 - CPU slowed down to I/O speed
 - Simple
 - Least hardware

Input

LOOP, SKI DEV
BUN LOOP
INP DEV


Output

LOOP, LDA DATA LOP, SKO DEV BUN LOP OUT DEV

INTERRUPT INITIATED INPUT/OUTPUT


- Open communication only when some data has to be passed --> *interrupt*.
- The I/O interface, instead of the CPU, monitors the I/O device.
- When the interface founds that the I/O device is ready for data transfer, it generates an interrupt request to the CPU
- Upon detecting an interrupt, the CPU stops momentarily the task it is doing, branches to the service routine to process the data transfer, and then returns to the task it was performing.
- * IEN (Interrupt-enable flip-flop)
 - can be set and cleared by instructions
 - when cleared, the computer cannot be interrupted

FLOWCHART FOR INTERRUPT CYCLE



- The interrupt cycle is a HW implementation of a branch and save return address operation.
- At the beginning of the next instruction cycle, the instruction that is read from memory is in address 1.
- At memory address 1, the programmer must store a branch instruction that sends the control to an interrupt service routine
- The instruction that returns the control to the original program is "indirect BUN 0"

REGISTER TRANSFER OPERATIONS IN INTERRUPT CYCLE



Register Transfer Statements for Interrupt Cycle

- R F/F
$$\leftarrow$$
 1 if IEN (FGI + FGO) $T_0'T_1'T_2'$
 $\Leftrightarrow T_0'T_1'T_2'$ (IEN)(FGI + FGO): R \leftarrow 1

- The fetch and decode phases of the instruction cycle must be modified → Replace T₀, T₁, T₂ with R'T₀, R'T₁, R'T₂
- The interrupt cycle:

 RT_0 : $AR \leftarrow 0$, $TR \leftarrow PC$

 RT_1 : M[AR] \leftarrow TR, PC \leftarrow 0

RT₂: $PC \leftarrow PC + 1$, $IEN \leftarrow 0$, $R \leftarrow 0$, $SC \leftarrow 0$

FURTHER QUESTIONS ON INTERRUPT

How can the CPU recognize the device requesting an interrupt?

Since different devices are likely to require different interrupt service routines, how can the CPU obtain the starting address of the appropriate routine in each case?

Should any device be allowed to interrupt the CPU while another interrupt is being serviced?

How can the situation be handled when two or more interrupt requests occur simultaneously?

LDA $DR \leftarrow M[AR]$ D_2T_4 : $AC \leftarrow DR, SC \leftarrow 0$ D_2T_5 : STA $M[AR] \leftarrow AC, SC \leftarrow 0$ D_3T_4 :

BUN $PC \leftarrow AR, SC \leftarrow 0$ D_4T_4 : **BSA** $M[AR] \leftarrow PC, AR \leftarrow AR + 1$ D_5T_4 :

ISZ $DR \leftarrow M[AR]$ D_6T_4 : **DR** ← **DR** + 1 D_6T_5 :

 D_5T_5 :

 $M[AR] \leftarrow DR$, if (DR=0) then $(PC \leftarrow PC + 1)$, D_6T_6 : **SC** ← 0

 $PC \leftarrow AR, SC \leftarrow 0$

COMPLETE COMPUTER DESCRIPTION

Microoperations

```
Register-Reference
                         D_7I'T_3 = r
                                            (Common to all register-reference instr)
                         IR(i) = B_i
                                            (i = 0,1,2,...,11)
                                            SC ← 0
                          r:
   CLA
                          rB<sub>11</sub>:
                                            AC \leftarrow 0
   CLE
                          rB<sub>10</sub>:
                                           E \leftarrow 0
   CMA
                          rB<sub>9</sub>:
                                        AC ← AC'
                          rB<sub>8</sub>:
   CME
                                            E ← E′
   CIR
                          rB<sub>7</sub>:
                                           AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)
   CIL
                                            AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)
                          rB<sub>6</sub>:
   INC
                          rB<sub>5</sub>:
                                            AC ← AC + 1
   SPA
                          rB₄:
                                            If (AC(15) = 0) then (PC \leftarrow PC + 1)
   SNA
                                            If(AC(15) = 1) then (PC \leftarrow PC + 1)
                          rB<sub>3</sub>:
   SZA
                                            If (AC = 0) then (PC \leftarrow PC + 1)
                          rB<sub>2</sub>:
   SZE
                                            If(E=0) then (PC \leftarrow PC + 1)
                          rB₁:
   HLT
                          rB₀:
                                            S ← 0
Input-Output
                        D_7IT_3 = p
                                            (Common to all input-output instructions)
                                            (i = 6,7,8,9,10,11)
                         IR(i) = B_i
                                            SC ← 0
                          p:
   INP
                          pB<sub>11</sub>:
                                            AC(0-7) \leftarrow INPR, FGI \leftarrow 0
   OUT
                                            OUTR \leftarrow AC(0-7), FGO \leftarrow 0
                          pB<sub>10</sub>:
                                            If(FGI=1) then (PC \leftarrow PC + 1)
   SKI
                          pB<sub>9</sub>:
                                            If (FGO=1) then (PC \leftarrow PC + 1)
   SKO
                          pB<sub>8</sub>:
   ION
                                            IEN ← 1
                          pB<sub>7</sub>:
   IOF
                          pB<sub>6</sub>:
                                            IEN ← 0
```

DESIGN OF BASIC COMPUTER(BC)

Hardware Components of BC

A memory unit: 4096 x 16.

Registers:

AR, PC, DR, AC, IR, TR, OUTR, INPR, and SC

Flip-Flops(Status):

I, S, E, R, IEN, FGI, and FGO

Decoders: a 3x8 Opcode decoder

a 4x16 timing decoder

Common bus: 16 bits

Control logic gates:

Adder and Logic circuit: Connected to AC

Control Logic Gates

- Input Controls of the nine registers
- Read and Write Controls of memory
- Set, Clear, or Complement Controls of the flip-flops
- S₂, S₁, S₀ Controls to select a register for the bus
- AC, and Adder and Logic circuit


CONTROL OF REGISTERS AND MEMORY

Address Register; AR

Scan all of the register transfer statements that change the content of AR:

```
\begin{array}{|c|c|c|c|}\hline R'T_0: & AR \leftarrow PC & LD(AR)\\ R'T_2: & AR \leftarrow IR(0\text{-}11) & LD(AR)\\ D'_7IT_3: & AR \leftarrow M[AR] & LD(AR)\\ RT_0: & AR \leftarrow 0 & CLR(AR)\\ D_5T_4: & AR \leftarrow AR + 1 & INR(AR)\\ \hline \end{array}
```

LD(AR) = R'T₀ + R'T₂ + D'₇IT₃ CLR(AR) = RT₀ INR(AR) = D₅T₄



CONTROL OF FLAGS


IEN: Interrupt Enable Flag

 pB_7 : IEN \leftarrow 1 (I/O Instruction)


 pB_6 : IEN \leftarrow 0 (I/O Instruction)

 RT_2 : IEN \leftarrow 0 (Interrupt)

 $p = D_7IT_3$ (Input/Output Instruction)




CONTROL OF COMMON BUS




x1 x2 x3 x4 x5 x6 x7							S2	S 1	S0	selected register
0	0	0	0	0	0	0	0	0	0	none
1	0	0	0	0	0	0	0	0	1	AR
0	1	0	0	0	0	0	0	1	0	PC
0	0	1	0	0	0	0	0	1	1	DR
0	0	0	1	0	0	0	1	0	0	AC
0	0	0	0	1	0	0	1	0	1	IR
0	0	0	0	0	1	0	1	1	0	TR
0	0	0	0	0	0	1	1	1	1	Memory

For AR



DESIGN OF ACCUMULATOR LOGIC




All the statements that change the content of AC

D_0T_5 :	$AC \leftarrow AC \land DR$	AND with DR
D_1T_5 :	AC ← AC + DR	Add with DR
D_2T_5 :	AC ← DR	Transfer from DR
pB ₁₁ :	AC(0-7) ← INPR	Transfer from INPR
rB ₉ :	AC ← AC′	Complement
rB_7 :	$AC \leftarrow shr AC, AC(15) \leftarrow E$	Shift right
rB_6 :	$AC \leftarrow shl AC, AC(0) \leftarrow E$	Shift left
rB ₁₁ :	AC ← 0	Clear
rB ₅ :	AC ← AC + 1	Increment

Computer Organization

CONTROL OF AC REGISTER

Gate structures for controlling the LD, INR, and CLR of AC



ALU (ADDER AND LOGIC CIRCUIT)

One stage of Adder and Logic circuit

