Al Azhar University Faculty of Engineering (G) Comp & Sys Department Final Exam 2021/2022

abstraction?

Course: Computer Aided Design Grade: 4<sup>th</sup> Year

Allowed Time:3 hour Total Marks: 70

## The Examination consists of five questions in two pages

<u> </u>	<b>Q1.</b> <i>A</i>	<u>Answer</u>	<u>the</u>	<u>following</u>	g questions	<u>(10</u>	degree)
----------	---------------------	---------------	------------	------------------	-------------	------------	---------

1. Define the terms:				
CAD	CAM	EDA	PCB	
2. Differentiate bety	veen the terms SSI, MSI	, LSI and VLSI? A	nd when CAD started	evolving?
Q2. Illustrate with	a diagram only (1	0 degree)		
a. IC design &	& manufacturing proces	s.		
b. The design	flow in VLSI.			
Q3. Design a 1-bit hal	f adder circuit by co	mpleting these s	teps (20 degree):	
1. Design the circ	uit truth table with t	wo inputs a, b aı	nd two outputs sum	, carry.
2. Draw the Circu	uit Schematic?			
3. Write the Bool	ean Expression?			

(The rest of questions in the next page)

4. Write the circuit Verilog HDL code module with three different Levels of design

Q4. A one-hot decoder is a circuit that has n inputs and 2n outputs. Each output will assert for one and only one input code. Since there are 2n outputs, there will always be one and only one output asserted at any given time. shows how to model a 2-to-4 one-hot decoder in Verilog with continuous assignment and logic operators.

Illustrate the following (20 degree):

- -The system block diagram and truth table.
- -Output logic expression.
- -Verilog modeling using logical operators.

## **Q5.** Given the following Verilog code find (10 degree):

- 1. The truth table.
- 2. Minimized output logic expression using the k-map.

The end of the questions

Best regards Dr. Maha Medhat