
Project SPI Slave with Single Port RAM

Table of Contents

QuestaSim Snippets	3
Sequential Encoding	3
Synthesis	3
Elaboration and Synthesis Schematics	3
Synthesis Report	4
Timing Report Snippet	4
Critical Path Snippet	5
Implementation	5
Utilization Report	5
Timing Report Snippet	6
FPGA Device Snippet	6
"Messages" Tab	7
Gray Encoding	7
Synthesis	7
Elaboration and Synthesis Schematics	7
Synthesis Report	8
Timing Report Snippet	8
Critical Path Snippet	9
Implementation	9
Utilization Report	9
Timing Report Snippet	10
FPGA Device Snippet	10
"Messages" Tab	11
One_Hot Encoding	
Synthesis	12
Elaboration and Synthesis Schematics	12
Synthesis Report	13
Timing Report Snippet	13
Critical Path Snippet	13
Implementation	14
Utilization Report	14
Timing Report Snippet	14
FPGA Device Snippet	15
"Massages" Tah	16


QuestaSim Snippets




Sequential Encoding

Synthesis

Elaboration and Synthesis Schematics






Synthesis Report


State	New Encoding	Previous Encoding
IDLE	000	000
CHK_CMD	001	001
WRITE	010	010
READ_ADD	011	011
READ_DATA	100	100

INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'SPI'

Timing Report Snippet



Critical Path Snippet



Implementation

Utilization Report


Summary

imary			
Resource	Utilization	Available	Utilization %
LUT	945	20800	4.54
FF	2182	41600	5.25
IO	5	106	4.72
LUT - 5%			
FF - 5%			
IO 5%			
0	25 50	75	100
Utilization (%)			


Timing Report Snippet



FPGA Device Snippet




"Messages" Tab




Gray Encoding

Synthesis

Elaboration and Synthesis Schematics





Synthesis Report


State	New Encoding	Previous Encoding
IDLE	000	1 000
CHK_CMD	001	001
WRITE	011	010
READ_ADD	010	011
READ_DATA	111	100

FO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'gray' in module 'SPI'

Timing Report Snippet




Critical Path Snippet




Implementation

Utilization Report









Timing Report Snippet




FPGA Device Snippet



"Messages" Tab




Note: since the gray encoding has the highest setup time slack, we performed the debug core on It and this the bitstream generation success.




One_Hot Encoding

Synthesis

Elaboration and Synthesis Schematics





Synthesis Report


State	ı	New Encoding	Previous Encoding
IDLE	1	00001	000
CHK_CMD	I	00010	001
WRITE	I	00100	010
READ_ADD	I	01000	011
READ_DATA	1	10000	100

FO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'SPI'

Timing Report Snippet



Critical Path Snippet




Implementation

Utilization Report


Summary

Resource	Utilization	Available	Utilization %
LUT	933	20800	4.49
FF	2176	41600	5.23
10	5	106	4.72



Timing Report Snippet





"Messages" Tab

