# Synchronous FIFO – UVM Amira Atef Ismaeil El Komy

#### **Table of Contents**

1.	1	Verification Plan4
2.	Į	UVM Testbench Structure5
3.	]	Bugs Found7
4.	9	Source Files List8
5.	]	Do File8
6.	(	Coverage Report Snippets8
	5.1	Branch Coverage Snippet8
	5.2	2. Toggle Coverage Snippet
	5.3	Statement Coverage Snippet9
	5.4	L. Condition Coverage Snippet
7.	]	Functional Coverage Report Snippet
8.	1	Assertions Report Snippet
9.	(	Cover Directives Snippet11
10		Waveform Snippets
11		Transcript Snippets

## List of Figures

•	
Figure 1: Sync. FIFO Verification Plan	
Figure 2: FIFO UVM Environment Architecture	5
Figure 3: Bugs Found 1	7
Figure 4: Bugs Found 2	7
Figure 5: Bugs Found 3	7
Figure 6: Bugs Found 4	7
Figure 7: Bugs Found 5	7
Figure 8: List of Source Files	ε
Figure 9: The Do File	8
Figure 10: Total Branch Coverage	ε
Figure 11: Total Toggle Coverage	g
Figure 12: Total Statement Coverage	ç
Figure 13: Total Condition Coverage	9
Figure 14: Total Functional Coverage	10
Figure 15: Assertions	10
Figure 16: Cover Directives	11
Figure 17: Reset Sequence Waveform	12
Figure 18: Write Only Sequence Waveform	12
Figure 19: Read Only Sequence Waveform	12
Figure 20: Write + Read Sequence Waveform	12
Figure 21: Transcript Snippet	13
Figure 22: Transcript Snippet (Cont.)	13
List of Tables	
List of Tables	
Table 1. Assertions	11

## 1. Verification Plan

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	When the reset_n is asserted, the output count_out value should be low, max_count should be low and zero should be high.	Directed at the start of the simulation, then randomized with constraint that drive the reset to be off(high) most of the simulation time.	-	Immediate assertion to check for the async reset functionality.
FIFO_2	When the rd_en is asserted and $wr_en$ is de-asserted, the output data_out should take the value of the stored current value.	Randomization under constraints on rd_en being on for RD_EN_ON_DISTANCE%.	-	Checked by the reference model. Concurrent assertion to check for the counter decrement.
FIFO_3	When the wr_en is asserted and rd_en is de-asserted, the input data_in should be stored in the fifo, and the output wr_ack should get asserted.	Cyclic randomization on the data_in. Randomization under constraints on wr_en being on for WR_EN_ON_DISTANCE% of the time.	Cover all values of data_in. Cover the crossing of the wr_ack signal with rd_en and wr_en.	Concurrent assertion to check for the wr_ack signal, can also be checked by the reference model. Concurrent assertion to check for the counter increment.
FIFO_4	When the wr_en and rd_en are asserted without empty or full being asserted, the input data_in should be stored in the fifo, and the output wr_ack should get asserted and the current stored value to be read will be output on data_out.	Randomization under constraints on the ce signal to be on(high) 70% of the time.	-	Checked by the reference model. Concurrent assertion to check for the wr_ack signal, can also be checked by the reference model. Concurrent assertion to check for the counter remaining unchanged.
FIFO_5	When the wr_en and rd_en are asserted with empty being asserted, the input data_in should be stored in the fifo, and the output wr_ack should get asserted.	Randomization	Cover the crossing of the wr_ack signal with rd_en and wr_en.	Concurrent assertion to check for the wr_ack signal, can also be checked by the reference model. Concurrent assertion to check for the counter increment.
FIFO_6	When the wr_en and rd_en are asserted with full being asserted, the current stored value to be read will be output on data_out.	Randomization	-	Checked by the reference model. Concurrent assertion to check for the counter decrement.
FIFO_7	When the fifo is full, output flag full must be asserted.	Randomization	Cover the crossing of the full signal with rd_en and wr_en.	Concurrent assertion to check for the full signal, can also be checked by the reference model.
FIFO_8	When the fifo is full and wr_en gets asserted, output flag overflow must be asserted.	Randomization	Cover the crossing of the overflow signal with rd_en and wr_en.	Concurrent assertion to check for the overflow signal, can also be checked by the reference model.
FIFO_9	When the fifo is empty, output flag empty must be asserted.	Randomization	Cover the crossing of the empty signal with rd_en and wr_en.	Concurrent assertion to check for the empty signal, can also be checked by the reference model.
FIFO_10	When the fifo is empty and wr_en gets asserted, output flag underflow must be asserted.	Randomization	Cover the crossing of the underflow signal with rd_en and wr_en.	Concurrent assertion to check for the underflow signal, can also be checked by the reference model.
FIFO_11	When the fifo has only 1 data value stored, output flag almostempty must be asserted.	Randomization	Cover the crossing of the almostempty signal with rd_en and wr_en.	Concurrent assertion to check for the almostempty signal, can also be checked by the reference model.
FIFO_12	When the fifo has 1 remaining spot left to store, output flag almostfull must be asserted.	Randomization	Cover the crossing of the almostfull signal with rd_en and wr_en.	Concurrent assertion to check for the almostfull signal, can also be checked by the reference model.

Figure 1: Sync. FIFO Verification Plan

#### 2. UVM Testbench Structure




Figure 2: FIFO UVM Environment Architecture

#### The UVM testbench flow:

- ➤ The top module generates the clock and instantiates the test, interface and FIFO, our design under test.
- ➤ The interface supplies the DUT with the input stimulus and receives the output from it, so the interface carries all the signals.
- ➤ The test class, which extends uvm\_test, instantiates all sequence classes and the environment. It also runs all the sequences.

- The sequence item class, which extends uvm\_seq\_item, contains all the variables for all the signals passing through the environment whether these signals are DUT input signals that get randomized or not. In addition, it contains all constraint blocks for randomized signals.
- ➤ The sequence class, which extends uvm\_sequence, is a base class that contains tasks for all different sequences, which are then called in child classes of the base class to run different sequences.
- ➤ The environment class, which extends uvm\_env, instantiates the coverage collector, scoreboard and the agent.
- ➤ The agent class, which extends uvm\_agent, instantiates the monitor, driver and sequencer, as well as creates the connections using uvm\_tlm\_ports and uvm\_analysis\_ports, between the monitor and classes outside the agent or between the driver and sequencer, respectively.
- The driver class, which extends uvm\_driver, instantiates a seq\_item, as it drives the input stimulus to the interface given to it by the sequence in a seq\_item through the sequencer.
- ➤ The monitor class, which extends uvm\_monitor, instantiates a seq\_item, and writes all the signals in the interface to a uvm\_fifo every negative edge clock.
- ➤ The coverage class, which extends uvm\_component, instantiates a seq\_item, to be able to get the sequence item from the monitor and applies coverpoints inside covergroups to its signals and samples the covergroups.
- ➤ The scoreboard class, which extends uvm\_scoreboard, instantiates a seq\_item, and compares every output using a reference model task written inside it, incrementing counters for every correct and incorrect comparison.
- An SVA class was also written containing all assertions and was bound to the DUT inside the top.

## 3. Bugs Found

```
@(posedge clk or negedge rst_n) begin
            ays @(posedge clk o
if (!rst_n) begin
                                                                                                                                        25
                                                                                                                                                     if (!rst_n) begin
40
41
42
43
44
45
46
47
                                                                                                                                         26
                 wr_ptr <= 0;
wr_ack <= 0;
                                                                                                                                                          wr_ptr <= 0;
                                                                                                                                         27
28
                                     //wr_ack and overflow were not reset
                                                                                                                                                     else if (wr_en && count < FIFO_DEPTH) begin
                 overflow <= 0;
                                                                                                                                                          mem[wr_ptr] <= data_in;
wr_ack <= 1;
wr_ptr <= wr_ptr + 1;
            else if (wr_en && count < FIFO_DEPTH) begin
                                                                                                                                         30
                                                                                                                                         31
                 mem[wr_ptr] <= data_in;
wr_ack <= 1;</pre>
                                                                                                                                                     end
                 wrptr <= wrptr + 1;
overflow <= 0; //overflow should be zero if wr_en and !full</pre>
                                                                                                                                         33
                                                                                                                                                     else begin
48
                                                                                                                                                          wr_ack <= 0;
```

Figure 3: Bugs Found 1

Figure 4: Bugs Found 2

```
always @(posedge clk or negedge rst_n) begin
                                                                                                                                                                 42
                                                                                                                                                                          always @(posedge clk or negedge rst_n) begin
63
64
               if (!rst_n) begin
                                                                                                                                                                                 if (!rst_n) begin
                     rd ptr <= 0;
                                                                                                                                                                  44
                                                                                                                                                                                       rd_ptr <= 0;
                     data_out <= 0; //data_out was not reset
underflow <= 0; // rst_n was not accounted for
65
66
67
68
69
                                                                                                                                                                                end
else if (rd_en && count != 0) begin
  data_out <= mem[rd_ptr];
  rd_ptr <= rd_ptr + 1;</pre>
                                                                                                                                                                  46
               else if (rd_en && count != 0) begin
  data_out <= mem[rd_ptr];
  rd_ptr <= rd_ptr + 1;</pre>
                                                                                                                                                                  48
                                                                                                                                                                  49
70
71
72
73
74
                                                                                                                                                                  50
51
52
53
54
                     underflow <= 1'b0;
               else if (rd_en) begin
underflow <= 1'b1;
75
76
77
                                                                                                                                                                  55
56
               else begin
                     underflow <= 1'b0;
                                                                                                                                                                  57
               end
78
```

Figure 5: Bugs Found 3

```
| Standard | Standard
```

Figure 6: Bugs Found 4

```
99 assign full = (count == FIFO_DEPTH)? 1 : 0;
100 assign empty = (count == 0)? 1 : 0; // underflow was placed inside read always block
101 assign almostfull = (count == FIFO_DEPTH-1)? 1 : 0; // it was FIFO_DEPTH-2, almostfull med
102 assign almostempty = (count == 1)? 1 : 0;
103 assign almostempty = (count == 1)? 1 : 0;
104 assign almostfull = (count == FIFO_DEPTH-1)? 1 : 0;
105 assign almostfull = (count == FIFO_DEPTH-1)? 1 : 0;
107 assign almostempty = (count == 0)? 1 : 0;
108 assign almostempty = (count == 0)? 1 : 0;
109 assign almostempty = (count == 0)? 1 : 0;
110 assign almostempty = (count == 0)? 1 : 0;
120 assign almostempty = (count == 0)? 1 : 0;
130 assign almostempty = (count == 0)? 1 : 0;
130 assign almostempty = (count == 0)? 1 : 0;
130 assign almostempty = (count == 0)? 1 : 0;
130 assign almostempty = (count == 0)? 1 : 0;
130 assign almostempty = (count == 0)? 1 : 0;
130 assign almostempty = (count == 0)? 1 : 0;
130 assign almostempty = (count == 0)? 1 : 0;
130 assign almostempty = (count == 0)? 1 : 0;
130 assign almostempty = (count == 0)? 1 : 0;
130 assign almostempty = (count == 0)? 1 : 0;
130 assign almostempty = (count == 0)? 1 : 0;
130 assign almostempty = (count == 0)? 1 : 0;
130 assign almostempty = (count == 0)? 1 : 0;
130 assign almostempty = (count == 0)? 1 : 0;
130 assign almostempty = (count == 0)? 1 : 0;
130 assign almostempty = (count == 0)? 1 : 0;
130 assign almostempty = (count == 0)? 1 : 0;
130 assign almostempty = (count == 0)? 1 : 0;
130 assign almostempty = (count == 0)? 1 : 0;
130 assign almostempty = (count == 0)? 1 : 0;
130 assign almostempty = (count == 0)? 1 : 0;
130 assign almostempty = (count == 0)? 1 : 0;
130 assign almostempty = (count == 0)? 1 : 0;
130 assign almostempty = (count == 0)? 1 : 0;
130 assign almostempty = (count == 0)? 1 : 0;
130 assign almostempty = (count == 0)? 1 : 0;
130 assign almostempty = (count == 0)? 1 : 0;
130 assign almostempty = (count == 0)? 1 : 0;
130 assign almostempty = (count == 0)? 1 : 0;
130 assign almostempty = (count == 0)? 1 : 0;
1
```

Figure 7: Bugs Found 5

#### 4. Source Files List

```
src_files.list

1     shared_pkg.sv
2     fifo_transactions_pkg.sv
3     fifo_agent_pkg.sv
4     fifo_env_pkg.sv
5     fifo_test_pkg.sv
6     fifo_if.sv
7     FIFO.sv
8     fifo_sva.sv
9     top.sv
```

Figure 8: List of Source Files

#### 5. Do File

```
E RUN.do
1  vlib work
2  vlog -f src_files.list +cover -covercells
3  vsim -voptargs=+acc work.top -cover
4  add wave /top/fifoif/*
5  coverage save FIFO_UVM.ucdb -onexit -du work.FIFO
6  vcover report FIFO_UVM.ucdb -details -annotate -all -output FIFO_UVM_cvr_rpt.txt
7  run -all
```

Figure 9: The Do File

### 6. Coverage Report Snippets

#### 5.1. Branch Coverage Snippet

```
Branches - by instance (/top/DUT)
FIFO.sv
               39 if (!rst_n) begin
               44 else if (wr_en && count < FIFO_DEPTH) begin
               50 else begin
               52 if (full && wr_en) begin // should be && not & for conditional coverage
               55 else begin
               62 if (!rst_n) begin
67 else if (rd_en && count != 0) begin
               72 else if (rd_en) begin
               75 else begin
81 if (!rst_n) begin
               85 if ({wr_en, rd_en} == 2'bll) begin //The possibility of rd & wr enable with either empty or full was not considered.
               86 if (empty)
                88 else if
               98 else if (([wr_en, rd_en] == 2'bl0) && !full)
93 else if (rd_en && !empty) // for conditional coverage
98 assign full = (count == FIFO_DEPTH)? 1 : 0;
99 assign empty = (count == 0)? 1 : 0; // underflow was placed inside read always block
              100 assign almostfull = (count == FIFO_DEPTH-1)? 1 : 0; // it was FIFO_DEPTH-2, almostfull means 1 element can be added
              101 assign almostempty = (count == 1)? 1 : 0;
```

Figure 10: Total Branch Coverage

#### 5.2. Toggle Coverage Snippet




Figure 11: Total Toggle Coverage

#### 5.3. Statement Coverage Snippet

```
Statements - by instance (hop(DUT)

| FIFO.av | I6 assign clk = fifoif.clk; | 17 assign rst_n = fifoif.rst_n; | 18 assign wr_en = fifoif.wr_en; | 18 assign wr_en = fifoif.wr_en; | 19 assign den = fifoif.den_in; | 20 assign data_in = fifoif.data_in; | 38 always & (posedge clk or negedge rst_n) begin | 40 wr_ptr <= 0; | 41 wr_ack <= 0; | /wr_ack and overflow were not reset | 42 overflow <= 0; | 45 men[wr_ptr] <= data_in; | 46 wr_ack <= 0; | 47 wr_ptr <= wr_ptr + 1; | 48 overflow <= 0; | /overflow should be zero if wr_en and !full | 51 wr_ack <= 0; | 53 overflow <= 0; | /overflow should be zero if wr_en and !full | 51 wr_ack <= 0; | 64 data_out <= 0; | //data_out was not reset | 65 underflow <= 0; | //data_out was not reset | 65 underflow <= 0; | //data_out was not reset | 65 data_out <= men[at_ptr]; | 67 data_out <= men[at_ptr]; | 67 underflow <= 1*b0; | 73 underflow <= 1*b0; | 74 underflow <= 0; | 75 count <= count + 1; | 75 count <= count + 1; | 75 count <= count - 1; | 75 count <= co
```

Figure 12: Total Statement Coverage

#### 5.4. Condition Coverage Snippet

```
Conditions - by instance (/top/DUT)

TIFO.sv

44 else if (wr_en && count < FIFO_DEPTH) begin

52 if (full && wr_en) begin // should be && not & for conditional coverage

67 else if (rd_en && count != 0) begin

85 if ({wr_en, rd_en} == 2*bl1) begin //The possibility of rd & wr enable with either empty or full was not considered.

91 else if (({wr_en, rd_en} == 2*bl0) && !full)

93 else if (rd_en && !empty) // for conditional coverage

98 assign full = (count == FIFO_DEPTH)? 1 : 0;

99 assign empty = (count == 0)? 1 : 0; // underflow was placed inside read always block

100 assign almostfull = (count == FIFO_DEPTH-1)? 1 : 0; // it was FIFO_DEPTH-2, almostfull means 1 element can be added

101 assign almostempty = (count == 1)? 1 : 0;
```

Figure 13: Total Condition Coverage

## 7. Functional Coverage Report Snippet




Figure 14: Total Functional Coverage

## 8. Assertions Report Snippet

=== Instance: /top/DUT/SVA											
=== Design Unit: work.fifo_sva											
=======================================		======	=====	:======	=======						
Assertion Coverage:											
Assertions		10	10	0	100.00%						
Name	File(Line)		Failure	Pass							
	/ IIC(LINC)			Count	Count						
/top/DUT/SVA/assert_	_count_rd_prop										
	fifo_sva.sv(96)			0	1						
/top/DUT/SVA/assert_											
/+/DUT/CVA/+	fifo_sva.sv(95)			0	1						
/top/DUT/SVA/assert_	_aimostempty_pro fifo sva.sv(94)			0	,						
/top/DUT/SVA/assert	_ \ /			V	1						
	fifo sva.sv(93)			0	1						
/top/DUT/SVA/assert											
	fifo sva.sv(92)			0	-						
/top/DUT/SVA/assert_	_full_prop										
	fifo_sva.sv(91)			0	1						
/top/DUT/SVA/assert_											
	fifo_sva.sv(90)			0	1						
/top/DUT/SVA/assert_											
/ / / / /	fifo_sva.sv(89)			0	-						
/top/DUT/SVA/assert_											
/+on/DUT/SVA/#ub1k#3	fifo_sva.sv(88)			0							
/top/DUT/SVA/#ublk#2	fifo sva.sv(47)	u4/									

Figure 15: Assertions

Table 1: Assertions

Feature	Assertion
When rst_n is zero all outputs must be zero	always @(posedge clk) begin
and only empty is 1.	if (!rst_deasserted)
	assert (data_out == 0 && empty &&
	!almostfull && !almostempty && !underflow
	&& !overflow && !full && !wr_ack && count ==
	0)
	end
When FIFO is full and wr_en gets asserted,	@(posedge clk) disable iff (~rst_n) (wr_en &&
overflow gets asserted.	full)  => overflow;
When FIFO is empty and rd_en gets asserted,	@(posedge clk) disable iff (~rst_n) (rd_en &&
overflow gets asserted.	empty)  => underflow;
When FIFO is not full and wr_en gets	@(posedge clk) disable iff (~rst_n) (wr_en &&
asserted, wr_ack gets asserted.	count < FIFO_DEPTH)  => wr_ack;
When FIFO is full, as indicated by the	@(posedge clk) disable iff (~rst_n) (count ==
counter, Full gets asserted.	FIFO_DEPTH)  -> full;
When FIFO is empty, as indicated by the	@(posedge clk) disable iff (~rst_n) (count ==
counter, empty gets asserted.	0)  -> empty;
When only 1 place is empty in FIFO,	@(posedge clk) disable iff (~rst_n) (count ==
almostfull gets asserted.	FIFO_DEPTH-1)  -> almostfull;
When only 1 place is full in FIFO,	@(posedge clk) disable iff (~rst_n) (count ==
almostempty gets asserted.	1)  -> almostempty;
Counter must get incremented when wr_en	@(posedge clk) disable iff (~rst_n) ((wr_en &&
is asserted, fifo is not full and rd_en is de-	!full && !rd_en)    (wr_en && rd_en && empty))
asserted or when wr_en is asserted, fifo is	=> (count == <b>\$past</b> (count) + 1);
empty and rd_en is asserted.	
Counter must get decremented when rd_en	@(posedge clk) disable iff (~rst_n) ((rd_en &&
is asserted, fifo is not empty and wr_en is de-	!empty && !wr_en)    (wr_en && rd_en && full))
asserted or when rd_en is asserted, fifo is full	=> (count == <b>\$past</b> (count) - 1);
and wr_en is asserted.	

## 9. Cover Directives Snippet

▼ Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory	Peak Memory Time	Cumulative Threads
/top/DUT/SVA/cover_count_rd_pr	SVA	1	Off	23	1	Unli	1	100%		<b>√</b>	0	0	0 ps	0
/top/DUT/SVA/covercount_wr_pr !	SVA	1	Off	83	1	Unli	1	100%		<b>i</b>	0	0	0 ps	0
/top/DUT/SVA/cover_almostempty !	SVA	1	Off	24	1	Unli	1	100%		<b>1</b>	0	0	0 ps	0
/top/DUT/SVA/cover_almostfull_pr !	SVA	1	Off	25	1	Unli	1	100%		<b>√</b>	0	0	0 ps	0
/top/DUT/SVA/cover_empty_prop	SVA	1	Off	56	1	Unli	1	100%		<b>1</b>	0	0	0 ps	0
/top/DUT/SVA/coverfull_prop	SVA	1	Off	67	1	Unli	1	100%		<b>1</b>	0	0	0 ps	0
/top/DUT/SVA/cover_wr_ack_prop	SVA	1	Off	108	1	Unli	1	100%		<b>√</b>	0	0	0 ps	0
/top/DUT/SVA/cover_underflow_p	SVA	1	Off	30	1	Unli	1	100%		<b>√</b>	0	0	0 ps	0
/top/DUT/SVA/cover_overflow_pr !	SVA	✓	Off	59	1	Unli	1	100%		✓	0	0	0 ps	0

Figure 16: Cover Directives

## 10. Waveform Snippets




Figure 17: Reset Sequence Waveform




Figure 18: Write Only Sequence Waveform




Figure 19: Read Only Sequence Waveform




Figure 20: Write + Read Sequence Waveform

### 11. Transcript Snippets

```
UM-1.1d
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Symposys, Inc.
(C) 2012-2013 Cypress Semiconductor Corp.

TIMPORTANT RELEASE NOTES

IMPORTANT RELEASE NOTES

You are using a version of the UM library that has been compiled with UM-NO DEFECATED undefined.
See http://www.eda.org/avdb/view.php1d-3313 for more details.
You are using a version of the UM library that has been compiled with UM-NO DEFECATED undefined.
See http://www.eda.org/avdb/view.php1d-3370 for more details.
(Specify +UM-NO SNET, MST_HAVE_CONSTRUCTOR undefined.
See http://www.eda.org/avdb/view.php1d-3770 for more details.

(Specify +UM-NO SNET_HAVE_CONSTRUCTOR undefined.
See http://www.eda.org/avdb/view.php1d-3770 for more details.

(Specify +UM-NO SNET_HAVE_CONSTRUCTOR undefined.
See http://www.eda.org/avdb/view.php1d-3770 for more details.

(Specify +UM-NO SNET_HAVE_CONSTRUCTOR undefined.
See http://www.eda.org/avdb/view.php1d-3770 for more details.

(Specify +UM-NO SNET_HAVE_CONSTRUCTOR undefined.
See http://www.eda.org/avdb/view.php1d-3770 for more details.

(Specify +UM-NO SNET_HAVE_CONSTRUCTOR undefined.
See http://www.eda.org/avdb/view.php1d-3770 for more details.

(Specify +UM-NO SNET_HAVE_CONSTRUCTOR undefined.
See http://www.eda.org/avdb/view.php1d-3770 for more details.

(Specify +UM-NO SNET_HAVE_CONSTRUCTOR undefined.

See http://www.eda.org/avdb/view.php1d-3770 for more details.

(Specify +UM-NO SNET_HAVE_CONSTRUCTOR undefined.

See http://www.eda.org/avdb/view.php1d-3770 for more details.

(Specify +UM-NO SNET_HAVE_CONSTRUCTOR undefined.

See http://www.eda.org/avdb/view.php1d-3770 for more details.

(Specify +UM-NO SNET_HAVE_CONSTRUCTOR undefined.

See http://www.eda.org/avdb/view.php1d-3770 for more details.

UM-NO HNO SNET_HAVE_CONSTRUCTOR undefined.

See http://www.eda.org/avdb/view.php1d-3770 for more details.

See http://www.eda
```

Figure 21: Transcript Snippet

```
# UVM_INFO fifo_test.svh(62) @ 2830000: uvm_test_top [run_phase] WRITE + READ stimulus generation ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 2830000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO fifo_scoreboard.svh(169) @ 2830000: uvm_test_top_env.sb [report_phase] Total successful transactions: 2264.
# UVM_INFO fifo_scoreboard.svh(169) @ 2830000: uvm_test_top_env.sb [report_phase] Total failed transactions: 0.
# --- UVM_Report Summary ---
# ** Report counts by severity
# UVM_INFO: 31
# UVM_MARING: 0
# UVM_FATAL: 0
# ** Report counts by id
# [Questa UVM] 2
# [RINTST] 1
# [TEST_DONE] 1
# [TEST_DONE] 1
# [read_stquence] 4
# [read_stquence] 4
# [run_phase] 2
# [reset_sequence] 4
# [run_phase] 8
# [vrite_only_sequence] 4
# [vrite_read_sequence] 5
# Time: 2830 ns Iteration: 61 Instance: /top
```

Figure 22: Transcript Snippet (Cont.)