
(a) $p = 1$
(b) $p = 32$
Speed-up $T_{\mathrm{run}}^{\mathrm{Aer}}/T_{\mathrm{run}}^{\mathrm{FPGA}}$
10^3
10^2
10^1
10^0
complete graph K_n
3-regular graph
parity
4
8
10
12
14
16
Number of qubits n