

# Computer Architecture

Hossein Asadi
Department of Computer Engineering
Sharif University of Technology
<a href="mailto:asadi@sharif.edu">asadi@sharif.edu</a>



Lecture 11

## Today's Topics

- I/O & Mass Storage
  - Busses
  - I/O Handshaking
  - Disks (HDDs vs. 55Ds)
  - Introduction to Non-Volatile Memories




## Copyright Notice


- Parts (text & figures) of this lecture adopted from:
  - Computer Organization & Design, The Hardware/Software Interface, 3rd Edition, by D. Patterson and J. Hennessey, MK publishing, 2005.
  - "Intro to Computer Architecture" handouts, by Prof. Hoe, CMU, Spring 2009.
  - "Computer Architecture & Engineering" handouts, by Prof. Kubiatowicz, UC Berkeley, Spring 2004.
  - "Intro to Computer Architecture" handouts, by Prof. Hoe, UWisc, Spring 2019.
  - "Computer Arch I" handouts, by Prof. Garzarán, UIUC, Spring 2009.
  - "Intro to Computer Organization" handouts, by Prof. Mahlke & Prof. Narayanasamy, Winter 2008.



Lecture 11

## Computer Organization








Memory Bus (GB/sec)

Main Memory (DRAM)





## Input/Output

- Fact
  - Input/outputs very slow devices
    - · Average response time: few mili-seceonds
  - CPUs very fast devices
    - · Average running time: nano-seconds
- · Question:
  - How Input/Output devices are connected to CPUs?
    - I/O controller (also called I/O bridge)



- I/O Controller
  - Input/Output handshaking
    - Interrupt
    - Polling




- I/O Mapped I/O
- Memory-Mapped I/O





- I/O Mapped I/O
  - Dedicated I/O instructions
    - Part of ISA
  - Output
    - Values written to an output register
    - · On output pins of an external port
  - Input
    - · Values read from an input register
    - · At input pins of an external port
  - Example: Intel microprocessors: IN /


    Leoture 11 Sharif University of Technology, Spring 2019








- Pros
  - Low latency
    - Simpler decoding
- · Cons
  - Not implemented by all CPUs
  - Limited addressing
    - Predetermined # of I/O signals





- Memory-Mapped I/O
  - Performed by simple load/store instructions
  - A subset of unused memory addresses mapped to registers of external devices
  - Memory & devices on bus programmed to respond only to their own address





**Leanges** 

## Memory-Mapped I/O


#### · Pros

- Easy to handle memory locations (SW perspective)
- Wide range of addresses

### · Cons

- Caching may cause to memory incoherency issue
- Slow & consumes CPU cycle
  - · > Use DMA

Lecture 11






- Standard I/O Protocols
  - PCIe
  - Serial ATA (SATA)
  - Serial Attached SCSI (SAS)
  - USB 2.0
  - Parallel ATA (PATA)




## What is a Bus?

- Bus
  - Shared communication link
  - Single set of wires used to connect multiple subsystems











## Advantages of Buses



- Versatility
  - New devices can be added easily
  - Peripherals can be moved between computer systems that use same bus standard
- · Low Cost
  - A single set of wires shared in multiple ways

## Disadvantage of Buses



- Creates a communication bottleneck
  - Bus bandwidth limits maximum I/O throughput
- Maximum bus speed largely limited by:
  - Length of bus
  - Number of devices on bus
  - Slowest device on bus
    Lecture 11 Sharif University of Technology, Spring 2019



# General Organization of Buses



#### · Control Lines

- Signal requests and acknowledgments
- Indicate what type of information is on data lines

#### Data Lines

- Carry information between source and destination
- Data and Addresses
- Complex commands



### Master versus Slave

Bus
Master
Data can go either way
Slave

- A Bus Transaction Includes Two Parts:
  - Issuing command (and address) request
  - Transferring data

- action
- Master: one who starts bus transaction by:
  - Issuing command (and address)
- Slave: one who responds to address by:
  - Sending data to master (M) if M asks for data
  - Receiving data from M if M wants to send data



- Processor-Memory Bus
- · I/O Bus
- Backplane Bus



- Processor-Memory Bus
  - Design specific
  - Short and high speed
  - Only need to match memory system
    - · Maximize memory-to-processor bandwidth
  - Connects directly to processor
  - Optimized for cache block transfers




- I/O Bus
  - Industry standard
  - Usually is lengthy and slower
  - Need to match a wide range of I/O devices
  - Connects to processor-memory bus or backplane bus




- Backplane Bus
  - Standard or proprietary
  - A single bus used for:
    - Processor to memory communication
    - Communication between I/O devices and memory
  - Backplane is an interconnection structure within chassis
  - Allow processors, memory, and I/O devices to coexist



- Backplane Bus
  - Advantages: Simple and low cost
  - Disadvantages: slow and bus can become a major bottleneck
  - Example: IBM PC AT



## Two-Bus System



- I/O buses tap into processor-memory bus via bus adaptors:
- I/O buses provide expansion slots for I/O devices


Example: Apple Macintosh-II

Lecture 11 Sharif University of Technology, Spring 2019

# Main components of Intel Chipset: Pentium II/III



- Handles memory
- Graphics
- Southbridge: I/O
  - PCI bus
  - Disk controllers
  - USB controllers
  - Audio
  - Serial I/O



Intel® Processor

(100/133 FSB)


1.0 GB/s





# Delegating I/O Responsibility from CPU: DMA

- Direct Memory Access (DMA):
- CPU sends a starting address, direction, and length count to DMAC. Then issues "start".
- External to CPU
- Act as a maser on bus
- Transfer blocks of data to or from memory without CPU intervention





DMAC provides handshake signals for Peripheral Controller, and Memory Addresses and handshake signals for Memory.

## Bus Transactions

- Transaction Phases
  - Master requests ownership from arbiter
  - Arbiter grants ownership to master
  - Master drives address for all to see
  - A slave claims transaction
  - Master (or slave) drives data (depending on read or write) for all to see
  - Master terminates transaction and bus ownership



## Basic Bus Signals

- · CLK
  - All devices synchronized by a clock signal
- Private Signals to/from Arbiter per Master
  - REQ (output): assert to request ownership; de-assert to signal end of transaction
  - GNT (input): ownership is granted



## Basic Bus Signals

- · "Broadcast" signals shared by all devices
  - AD (address/data bus, bi-directional):
    master drives address during the address
    phase, master/slave drives data during
    the data phase
  - Why not have separate address bus and data bus?
- R/W (bi-directional):
  - Bus commands, e.g. read vs. write



## Synchronous Bus

- Synchronous Bus:
  - Includes a clock in control lines
  - A fixed protocol relative to the clock
  - Advantage: little logic and very fast
  - Disadvantages:
    - Every device on the bus must run at the same clock rate
    - To avoid clock skew, they cannot be long if they are fast




## Asynchronous Bus

- · Asynchronous Bus:
  - It is not clocked
  - It can accommodate a wide range of devices
  - It can be lengthened without worrying about clock skew
  - It requires a handshaking protocol











**BG**: Bus Grant





Slave indicates when it is prepared for data xfer

Actual transfer goes at bus rate
Lecture 11 Sharif University of Technology, Spring 2019



t0: Master has obtained control and asserts address, direction, data Waits a specified amount of time for slaves to decode target.

t1: Master asserts request line

t2: Slave asserts ack, indicating data received

Master releases req

Slaveureleases ackharif University of Technology, Spring 2019

Asynchronous Read Transaction Master Asserts Address **Next Address** Address Data Slave Data Read Req Ack

t0: Master has obtained control and asserts address, direction, data Waits a specified amount of time for slaves to decode target.


t1: Master asserts request line

t2: Slave asserts ack, indicating ready to transmit data

Master releases req, data received

t4: Slave-releases askarif University of Technology, Spring 2019

## Simple Read Transaction



- 1. master requests bus
- 2. arbiter grants bus
  - 3. master drives address /command


Lecture 11

6. master signals final cycle

7. arbiter acknowledges Sharif University of Technology, Spring 2019

5. slave drives data


Simple Write Transaction




- 1. master requests bus
- 2. arbiter grants bus
- 3. master drives address

- 4. master drives data
- 5. master signals final cycle
- 6. arbiter acknowledges







#### Bus Arbitration

- · Arbitration scheme:
  - A bus master wanting to use the bus asserts the bus request
  - A bus master cannot use the bus until its request is granted
  - A bus master must signal to the arbiter after finish using the bus
- · Arbitration schemes balance two factors:
  - Bus priority: the highest priority device should be serviced first
  - Fairness: Even the lowest priority device should never be completely locked out from bus



#### Simple Bus Arbitration

- Master-slave arrangement:
  - Only bus master can control access to bus
    - · It initiates and controls all bus requests
  - Slave responds to read/write requests
  - Example:
    - Processor is only bus master
    - All bus requests controlled by processor
    - Major drawback?




Bus
Naster

Control: Master initiates requests

Data can go either way

Bus Slave

#### Centralized Parallel Arbitration






Used in essentially all processor-memory busses and in highspeed I/O busses

#### Daisy Chain Bus Arbitrations Scheme

- · Advantage: simple
- Disadvantages:
  - Cannot assure fairness:
    - · A low-priority device may be locked out indefinitely

- Use of daisy chain grant signal also limits bus



- Separate Address and Data Lines
- Data Bus Width
- Block Transfers



- Separate Address and Data Lines
  - vs. multiplexed address/data lines
  - Address and data can be transmitted in one bus cycle if separate address and data lines are available
  - Cost:
    - More bus lines
    - Increased complexity



- Data Bus Width
  - By increasing width of data bus, transfers of multiple words require fewer bus cycles
  - Example: SPARCstation 20's memory bus is 128 bit wide
  - Cost: more bus lines



- · Block Transfers (Bursts Transfer)
  - Allow bus to transfer multiple words in back-to-back bus cycles
  - Only one address sent at beginning
  - Bus is not released until the last word is transferred
  - Cost:
    - Increased complexity
    - · Decreased response time for request



# I/O System Characteristics

- Dependability
  - Particularly for storage devices
- Performance Measures
  - Latency (response time)
  - Throughput (bandwidth)
  - Desktops & embedded systems
    - Mainly interested in response time & diversity of devices
  - Servers
    - Mainly interested in throughput & expandability of devices
      Lecture 11 Sharif University of Technology, Spring 2019




#### I/O Device Examples

Device	<u>Behavior</u>	<u>Partner</u>	<u>Data Rate: KB/sec</u>
Keyboard	Input	Human	0.01
Mouse	Input	Human	0.02
Line Printer	Output	Human	1.00
Floppy disk	Storage	Machine	50.00
Laser Printer	Output	Human	100.00
Optical Disk	Storage	Machine	500.00
Magnetic Disk	Storage	Machine	5,000.00
Network-LAN	Input/Output	Machine	20 - 1,000.00
Graphics Display	Output	Human	30,000.00



#### Disk Storage


Nonvolatile, Rotating Magnetic Storage



#### Solid-State Disks (SSDs)

- Non-Volatile Semiconductor Storage
  - $100 \times 1000 \times$  faster than disk (??)
  - Smaller, lower power, more robust
  - But more \$/GB (between disk and DRAM)








## Flash Types

- · NOR flash: bit cell like a NOR gate
  - Random read/write access
  - Used for instruction memory in embedded systems
- NAND flash: bit cell like a NAND gate
  - Denser (bits/area), but block-at-a-time access
  - Cheaper per GB
  - Used for USB keys, media storage, ...
- · Flash bits wears out after 1000's of accesses
  - Not suitable for direct RAM or disk replacement
  - Wear leveling: remap data to less used blocks










- 500 to 2,000 tracks per surface
- 32 to 128 sectors per track
  - A sector is the smallest unit that can be read or written



Magnetic Hard Disks




- Tracks have same number of sectors
  - Constant bit density:
    - Record more sectors on outer tracks
  - Recently relaxed:
    - Constant bit size, speed varies with track location Sharif University of Technology, Spring 2019 54



Magnetic Hard Disks

- · Cylinder:
  - All tacks under head at a given point on all surface



- Read/write data is a three-stage process:
  - Seek time: position arm over proper track
  - Rotational latency: wait for desired sector to rotate under read/write head
  - Transfer time: transfer a block of bits (sector) under the read-write head



Average seek time: 8 ms ~ 12 ms

### Why I/O is Important?

- Processing Power
  - doubles every 18 months
- Memory Size
  - Doubles every 18 months (4X/3yr)
- Disk Capacity
  - Doubles every 18 months
- Disk Positioning Rate (Seek + Rotate)
  - Doubles every Ten years!



#### HDDs vs. SSDs



#### WD Black SATA HDD (4TB)



Slow (180 MB/s, IOPS: 140) (3)

Power Hungry (Active: 9w, Idle: 8w) 😊

Heavy (780g) ⊗

Noisy 🕾

MTTF < 1 Mh ⊗

Inexpensive  $(0.05 \$/G) \odot$ 

\$/IOPS (1.5 \$) ⊗

Unlimited Writes ©

#### Samsung 863a SATA SSD (2TB)



Fast (550 MB/s, IOPS > 90K) ©

Low Power (Active: 5w, Idle: 60mw) ©

Light (80g) ©

Very Low Noise ©


MTTF: 2 Mh ©

Expensive  $(0.5 \$/G) \otimes$ 

\$/IOPS (0.1) ©

Limited Writes ®

#### Hybrid Storage



SSD → High Performance

HDD → Low Cost + Large Capacity


SSD + HDD → Feasible Cost and Performance

SSDs: Quick Introduction

Flash-Based Solid State Drives

- Non-volatile


- Consist of NAND flashes



[2] King S. Seo, D. Jung, J.-S. Kim, and J. Huh, "Parameter-Aware I/O Management for Solid State Disks (SSDs)," IEEE TC, vol.51 no.5, pp.636-649, 2012.

#### SLC Flash Technology

Single-bit/cell array threshold voltage histogram






Cell Threshold Voltage in Volts

#### MLC Flash Technology

Two-bit/cell array threshold voltage histogram





### Why NVMs?

- · Computer Architecture Perspective
  - Limitations of DRAM
    - Power wall
    - Cost wall
    - Scaling wall
- Storage Perspective
  - Limitations of HDDs
  - Limitations of Flash-based SSDs



# Emerging NVM Technologies

- Ferroelectric RAM (FRAM)
- Magnetic RAM (MRAM)
- Phase Change Memory (PCM)
- · Spin Torque Transfer RAM (STT-RAM)
- Resistive Random Access Memory (ReRAM/RRAM)

•



## Backup

