

دانشگاه اصفهان دانشکده مهندسی کامپیوتر

درس طراحی کامپیوتری سیستمهای دیجیتال

فصل هفتم : SIGNAL and VARIABLE

# Signal

- SIGNAL serves to pass values in and out of the circuit, as well as between its internal units
- In other words, a signal represents circuit interconnects (wires)
- For example, all ports of an entity are signals

```
SIGNAL signal_name: signal_type [range] [:= default_value];
```

```
SIGNAL flag: STD_LOGIC := '0';
SIGNAL address: NATURAL RANGE 0 TO 2**N-1;
SIGNAL data: BIT_VECTOR(15 DOWNTO 0);
```

### Resolved and Guarded Signal

```
SIGNAL signal_name: resolution_function signal_type [:= def_value];
```

```
SIGNAL x: my_resolution_function my_data_type;
```

```
SIGNAL signal_name: ... signal_type [REGISTER | BUS] [:= def_value];
```

### Variable

- VARIABLE is a very valuable object for use in sequential code
- Because it is visible only inside the sequential unit in which it was created, it represents just local information
- The only exception is shared variables

```
VARIABLE variable_name: variable_type [range] [:= default_value];
```

```
VARIABLE flag: STD_LOGIC := '0';

VARIABLE address: NATURAL RANGE 0 TO 2**N-1;

VARIABLE data: BIT_VECTOR(15 DOWNTO 0);
```

#### **Shared Variable**

- When declared as shared, a variable can be accessed by more than one sequential code and also by concurrent code
- Only one sequential unit should modify its value
- Additionally, the value of a shared variable can be passed to a signal in an assignment made outside the sequential code
- A shared variable can be declared in ENTITY, ARCHITECTURE, GENERATE, and PACKAGE

#### Counter with SHARED VARIABLE

- Note that each variable is modified by only one process
- passing of their values to signals can be done outside the processes

```
1
 2
   ENTITY counter with sharedvar IS
 3
       PORT (clk: IN BIT;
             digit1, digit2: OUT INTEGER RANGE 0 TO 9);
   END ENTITY;
   ARCHITECTURE counter OF counter with sharedvar IS
       SHARED VARIABLE temp1, temp2: INTEGER RANGE 0 TO 9;
8
9
    BEGIN
10
       proc1: PROCESS (clk)
11
```

```
12
       BEGIN
13
          IF (clk'EVENT AND clk='1') THEN
14
             IF (temp1=9) THEN
15
               temp1 := 0;
16
             ELSE
17
             temp1 := temp1 + 1;
18
             END IF;
19
         END IF;
20
       END PROCESS proc1;
21
22
       proc2: PROCESS (clk)
23
       BEGIN
24
          IF (clk'EVENT AND clk='1') THEN
25
             IF (temp1=9) THEN
26
                IF (temp2=9) THEN
27
                 temp2 := 0;
28
                ELSE
                temp2 := temp2 + 1;
29
30
                END IF;
31
             END IF;
32
         END IF;
33
       END PROCESS proc2;
34
35
   digit1 <= temp1;
36
    digit2 <= temp2;
37
   END ARCHITECTURE;
38
```

7

#### SIGNAL versus VARIABLE

Rule	SIGNAL	VARIABLE
Local of declaration	ENTITY, ARCHITECTURE, BLOCK, GENERATE, and PACKAGE (declaration in sequential code is forbidden)	Only in sequential units (PROCESS and subprograms), except shared variables (declared in ENTITY, ARCHITECTURE, BLOCK, GENERATE, PACKAGE)
Scope (local of use and of modification)	Can be global (used and modified anywhere in the code)	Local (used and modified only inside its own sequential unit), except shared variables (can be global, but modified by only one sequential unit)
3. Update	New value available only at the end of the current cycle	Updated immediately (new value ready to be used in the next line of code)
Assignment operator	Values are assigned using "<=" Example: sig<=5;	Values are assigned using ":=" Example: var:=5;
5. Multiple assignments	Only one assignment is allowed	Multiple assignments are fine (because update is immediate)
6. Inference of registers	Flip-flops are inferred when an assignment to a signal occurs at the transition of another signal	Flip-flops are inferred when an assignment to a variable occurs at the transition of a signal and this variable's value eventually affects a signal's value

# SIGNAL versus VARIABLE Usage

```
1
    ARCHITECTURE example OF example IS
       SIGNAL sig: INTEGER RANGE -8 TO 7;
 4
    BEGIN
       PROCESS (clock)
          VARIABLE var INTEGER RANGE -8 TO 7:
       BEGIN
 8
 9
          siq \ll 0;
10
          var := 0;
          IF (clock'EVENT AND clock='1') THEN
11
12
             siq \le siq + 1;
13
             var := var + 1;
14
             IF (sig=a) THEN ...
15
             ELSIF (var=b) THEN ...
16
             END IF;
17
          END IF;
18
19
       END PROCESS:
20
    END example:
```

21

Rule 1: Was not violated because both sig and var were declared in right places (lines 4 and 7).

Rule 2: Is fine because var was used only inside the process (sig can be used anywhere in the architecture code).

Rule 3: The assignment in line 12 increments sig, but the new value will only be ready at the conclusion of the present process, so line 14 indeed compares a to an outdated value of sig

Rule 4: Was not violated because all assignments to sig and var (lines 9–10 and 12–13) employed the proper operators.

Rule 5: Was violated because lines 9 and 12 together make multiple assignments to sig. However, because this is a sequential code, such repetitions might be accepted by the compiler, but only the last assignment will survive, thus producing an incorrect circuit. Regarding var, no violation occurred because

for variables multiple assignments (lines 10.

13) are fine

#### Counters with SIGNAL and VARIABLE

```
2
   ENTITY counter IS
3
      PORT (clk: IN BIT;
            count1, count2: OUT INTEGER RANGE 0 TO 9;
4
5
   END ENTITY;
6
7
   ARCHITECTURE dual counter OF counter IS
8
       SIGNAL temp1: INTEGER RANGE 0 TO 10;
9
   BEGIN
10
      ----counter 1: with signal:----
11
   with sig: PROCESS(clk)
12
      BEGIN
13
          IF (clk'EVENT AND clk='1') THEN
14
            temp1 \le temp1 + 1;
15
             IF (temp1=10) THEN
16
              temp1 <= 0;
17
            END IF;
18
         END IF;
19
         count1 <= temp1;
      END PROCESS with sig;
20
```

```
21
       ----counter 2: with variable:----
22
       with var: PROCESS(clk)
23
          VARIABLE temp2: INTEGER RANGE 0 TO 10;
24
       BEGIN
25
           IF (clk'EVENT AND clk='1') THEN
26
              temp2 := temp2 + 1;
27
              IF (temp2=10) THEN
28
                 temp2 := 0;
29
            END IF;
30
         END IF;
31
         count2 <= temp2;
32
      END PROCESS with var;
33
   END ARCHITECTURE;
34
```




Figure 7.2 Simulation results from the counters of example 7.3.

### The Inference of Registers

```
SIGNAL clk: BIT;
SIGNAL sig1: BIT_VECTOR(7 DOWNTO 0);
SIGNAL sig2: INTEGER RANGE 0 TO 7;
VARIABLE var: BIT_VECTOR(3 DOWNTO 0);
```

```
IF (clk'EVENT AND clk='1') THEN
    sig1 <= x;
    sig2 <= y;
    var := z;
END IF;</pre>
```

Then in the code below all three objects would be registered (stored) because assignments are made to all three at the transition of another signal (clk). A total of 8 + 3 + 4 = 15 DFFs would then be inferred.

In the next code, only sig2 and var would be stored (3 + 4 = 7 DFFs).

```
PROCESS (clk)

BEGIN

IF (clk'EVENT AND clk='1') THEN

sig2 <= y;


var := z;

END IF; ...

sig1 <= x;

END PROCESS;
```

## Making Multiple Signal Assignments



Parity detector

### Making Multiple Signal Assignments

```
ENTITY parity det IS
 2
     GENERIC (N: POSITIVE := 8);
 3
     PORT (x: IN BIT VECTOR(N-1 DOWNTO 0);
           y: OUT BIT);
    END ENTITY;
 8
    ARCHITECTURE not ok OF parity det IS
       SIGNAL temp: BIT;
10
    BEGIN
11
    temp \leq x(0);
12
     gen: FOR i IN 1 TO N-1 GENERATE
         temp <= temp XOR x(i);
13
14
    END GENERATE;
15
      y \le temp;
16
    END ARCHITECTURE;
17
```

```
ARCHITECTURE not ok OF ...
     SIGNAL temp: BIT;
10
   BEGIN
11
     PROCESS (x)
  BEGIN
12
13 temp \leq x(0);
14 FOR i IN 1 TO N-1 LOOP
temp <= temp XOR x(i);
16 END LOOP;
17
       y \le temp;
18
     END PROCESS;
19
   END ARCHITECTURE;
20
```

```
8
    ARCHITECTURE ok OF parity det IS
       SIGNAL temp: BIT VECTOR(N-1 DOWNTO 0);
 9
10
    BEGIN
11
       temp(0) \le x(0);
12
       gen: FOR i IN 1 TO N-1 GENERATE
13
          temp(i) \le temp(i-1) XOR x(i);
14
       END GENERATE;
15
       y \le temp(N-1);
16
    END ARCHITECTURE;
17
```




Figure 7.7 Simulation results from the parity detector of figure 7.6.