

د انشگاه اصفهان
د انشکده مهندسی کامپیوتر
د رس طراحی کامپیوتری سیستمهای دیجیتال
میدوتری سیستمهای دیجیتال

نسخه های مختلف VHDL

• نسخه اول VHDL 87 در سال 1987

• نسخه VHDL 93 در سال 1993

• نسخه VHDL 2002 در سال 2002


نسخه VHDL 2008 در سال 2008

كاربردهاي VHDL

• سنتز (تبدیل سورس برنامه به المانهای سخت افزار)

 شبیه سازی(آیا خروجی سنتز همان عملکرد مورد انتظار ما را انجام می دهد؟)

مراحل طراحی با VHDL



ابزارهای EDA (Electronic Design Automation)

- From Altera: Quartus II(for synthesis and graphical simulation)
- From Xilinx: ISE(XST for synthesis, ISE Simulator for simulation)
- From Mentor Graphics: Precision RTL and Leonardo Spectrum(synthesis), ModelSim(simulation)
- From Synopsys/Symplicity: Design Compiler Ultra and Symplify Pro/Premier(synthesis), VCS(simulation)
- From Cadence: NC-Sim(simulation)
- From Aldec: Active-HDL(simulation).

مثال یک برنامه vhdl

- 3 sections to a piece of VHDL code
- File extension for a VHDL file is .vhd
- Name of the file should be the same as the entity name (nand_gate.vhd) [OpenCores Coding Guidelines]

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY nand gate IS
    PORT (
        a : IN STD LOGIC;
        b : IN STD LOGIC;
        z : OUT STD LOGIC);
END nand gate;
ARCHITECTURE model OF nand gate IS
BEGIN
    z \le a NAND b;
END model;
```


LIBRARY DECLARATION

ENTITY DECLARATION

ARCHITECTURE BODY

Entity Declaration

 Entity Declaration describes the interface of the component, i.e. input and output ports.



Entity declaration – simplified syntax

```
ENTITY entity_name IS

PORT (


port_name : port_mode signal_type;

port_name : port_mode signal_type;

port_name : port_mode signal_type);


END entity_name;
```

Port Mode IN




Driver resides outside the entity

Port Mode OUT



Port Mode OUT (with extra signal)




Driver resides inside the entity

$$z \le x$$

$$C \leq X$$

Port Mode BUFFER




Driver resides inside the entity

Not recommended by OpenCores Coding Guidelines.

Port of mode buffer can not be connected to other types of ports so buffer mode will propagate throughout the entire hierarchical design. Problems reported with synthesis of designs using these ports.

Port Mode INOUT



Driver may reside both inside and outside of the entity

Port Modes - Summary

The *Port Mode* of the interface describes the direction in which data travels with respect to the component

- In: Data comes into this port and can only be read within the entity. It can appear only on the right side of a signal or variable assignment.
- Out: The value of an output port can only be updated within the entity. It cannot be read. It can only appear on the left side of a signal assignment.
- **Inout**: The value of a bi-directional port can be read and updated within the entity model. It can appear on **both sides** of a signal assignment.
- **Buffer:** Used for a signal that is an output from an entity. The value of the signal can be used inside the entity, which means that in an assignment statement the signal can appear on the left and right sides of the <= operator. Not recommended to be used in the synthesizable code.

Architecture (Architecture body)

- Describes an implementation of a design entity
- Architecture example:

```
ARCHITECTURE model OF nand_gate IS
BEGIN
z <= a NAND b;
END model;
```

Architecture – simplified syntax

```
ARCHITECTURE architecture_name OF entity_name IS
    [ declarations ]
BEGIN
    code
END architecture name;
```

Library Declarations

Library declaration

Use all definitions from the package std_logic_1164

Library declarations - syntax

```
LIBRARY library_name;
USE library_name.package_name.package_parts;
```

Fundamental parts of a library

LIBRARY

PACKAGE 1

TYPES
CONSTANTS
FUNCTIONS
PROCEDURES
COMPONENTS

PACKAGE 2

TYPES
CONSTANTS
FUNCTIONS
PROCEDURES
COMPONENTS

GENERIC

- و نوشتن کد به صورت پارامتری
- در بخش Entity و قبل از تعریف پورتها، معرفی میشود


```
ENTITY my_entity IS

GENERIC (m: INTEGER := 8;
n: BIT_VECTOR(3 DOWNTO 0) := "0101");

PORT (...);

END my_entity;
```

مثال تمام جمع كننده



```
ENTITY full_adder IS

PORT (a, b, cin: IN BIT;

sum, cout: OUT BIT);

END full_adder;

ARCHITECTURE dataflow OF full_adder IS

BEGIN

sum <= a XOR b XOR cin;

cout <= (a AND b) OR (a AND cin) OR (b AND cin);

END dataflow;

Circuit
```

Figure 1.3 VHDL code for the full-adder unit of figure 1.2.




Figure 1.4 Implementation examples for the full-adder circuit of figure 1.2: (a) With conventional gates; (b) At transistor level (with CMOS logic).

نتیجه شبیه سازی تمام جمع کننده





Figure 1.5
(a) Functional versus (b) timing simulation results obtained from the VHDL code of figure 1.3.

نمونه برنامه ها

ا مقایسه و جمع

```
2 LIBRARY ieee:
3 USE ieee.std logic 1164.all;
ENTITY comp add IS
6 PORT (a, b: IN INTEGER RANGE 0 TO 7;
       comp: OUT STD LOGIC;
       sum: OUT INTEGER RANGE 0 TO 15);
9 END ENTITY;
10 -----
11 ARCHITECTURE circuit OF comp add IS
12 BEGIN
    comp <= '1' WHEN a>b ELSE '0';
    sum <= a + b;
15 END ARCHITECTURE;
16 -----
```




نمونه برنامه ها

• فليپ فلاپ نوع D

```
2 LIBRARY ieee;
3 USE ieee.std logic 1164.all;
5 ENTITY flip_flop IS
6 PORT (d, clk, rst: IN STD LOGIC;
        q: OUT STD_LOGIC);
8 END ENTITY;
10 ARCHITECTURE flip flop OF flip flop IS
11 BEGIN
12 PROCESS (clk, rst)
13 BEGIN
14
     IF (rst='1') THEN
   q <= '0';
15
      ELSIF (clk'EVENT AND clk='1') THEN
16
17
        q \le d;
                                                          160,0 ns 240,0 ns 320,0 ns 400,0 ns 480,0 ns 560,0 ns
                                                  80.0 ns
18
      END IF;
                                     Name
19 END PROCESS;
20 END ARCHITECTURE;
                                       ıst
21 -----
                                       clk
                                        d
```


Registered Comp-Add Circuit




نمونه برنامه ها

```
2 LIBRARY ieee:
3 USE ieee.std logic 1164.all;
5 ENTITY registered comp add IS
6 PORT (clk: IN STD LOGIC;
        a, b: IN INTEGER RANGE 0 TO 7;
        reg_comp: OUT STD_LOGIC;
        reg sum: OUT INTEGER RANGE 0 TO 15);
10 END ENTITY;
12 ARCHITECTURE circuit OF registered comp add IS
13 SIGNAL comp: STD LOGIC;
14 SIGNAL sum: INTEGER RANGE 0 TO 15;
15 BEGIN
16 comp <= '1' WHEN a>b ELSE '0';
    sum <= a + b;
18 PROCESS (clk)
19 BEGIN
    IF (clk'EVENT AND clk='1') THEN
20
21
      reg comp <= comp;
22
      reg sum <= sum;
23
     END IF;
24 END PROCESS;
25 END ARCHITECTURE;
```


26 -----



Generic Mux



مالتی پلکسر پارامتری




```
LIBRARY ieee;
   USE ieee.std_logic_1164.all;
   ENTITY multiplexer 4x8 IS
      GENERIC (
         N: NATURAL := 8; --bits in in/out signals
 7
         M: NATURAL := 2); --bits in select
 8
 9
      PORT (
         mux inp0:
10
                     IN STD LOGIC VECTOR(N-1 DOWNTO 0);
         mux inp1:
                     IN STD LOGIC VECTOR(N-1 DOWNTO 0);
11
         mux inp2:
                     IN STD LOGIC VECTOR(N-1 DOWNTO 0);
12
13
         mux inp3:
                     IN STD LOGIC VECTOR(N-1 DOWNTO 0);
14
         select:
                     IN STD LOGIC VECTOR(M-1 DOWNTO 0);
         mux outp:
                     OUT STD LOGIC VECTOR(N-1 DOWNTO 0));
15
16
   END ENTITY;
   ARCHITECTURE multiplexer 4x8 OF multiplexer 4x8 IS
20
   BEGIN
21
      mux outp <= mux inp0 WHEN select="00" ELSE
                  mux inpl WHEN select="01" ELSE
22
23
                  mux inp2 WHEN select="10" ELSE
24
                  mux inp3;
```


```
5 END ARCHITECTURE;
6 ------
```

تمرین


نمایش عملکرد دیکودر 8×3

Ε	S ₂ S ₁ S ₀	$Q_7Q_6Q_5Q_4Q_3Q_2Q_1Q_0$
1	000	00000001
1	001	00000010
1	010	00000100
1	011	00001000
1	100	00010000
1	101	00100000
1	110	01000000
1	111	10000000
0	XXX	00000000





	Inputs				Outputs		
D ₃	D_2	D_1	D ₀	Q ₁	Q ₀		
0	0	0	1	0	0		
0	0	1	0	0	1		
0	1	0	0	1	0		
1	0	0	0	1	1		
0	0	0	0	Х	Х		



Inputs								Outputs		
D7 D6 D5 D4 D3 D2 D1 D0								Q2 Q1 Q0		
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	x	0	0	1
0	0	0	0	0	1	x	х	0	1	0
0	0	0	0	1	х	х	х	0	1	1
0	0	0	1	х	X	х	x	1	0	0
0	0	1	x	x	x	х	x	1	0	1
0	1	х	x	x	х	х	х	1	1	0
1	х	х	х	х	х	х	х	1	1	1

X - dont care

تكاليف: تاريخ تحويل يكشنبه 28 مهر

• تمرین های 1، 2 و 3 فصل دوم کتاب Pedroni

• شبیه سازی در نرم افزار ISE

• کد های شبیه سازی و توضیحات ارسال به ایمیل