Document Title

512Kx8 bit Low Power CMOS Static RAM

Revision History

Revision No.	<u>History</u>	Draft Date	<u>Remark</u>
0.0	Initial Draft	December 7, 1996	Advance
0.1	Revise - Changed Operating current by reticle revision Icc at write : $35\text{mA} \rightarrow 45\text{mA}$ Icc1 at read/write : $15/35\text{mA} \rightarrow 10/45\text{mA}$	March 6, 1997	Preliminary
1.0	Finalize - Changed Operating current Icc1 at write: $45\text{mA} \rightarrow 40\text{mA}$ Icc2; $90\text{mA} \rightarrow 80\text{mA}$ - Change test load at 55ns : $100\text{pF} \rightarrow 50\text{pF}$	October 9, 1997	Final
2.0	Revise - Change datasheet format	February 17, 1998	Final
3.0	Revise - Industrial product speed bin change:70/100ns \rightarrow 55/70ns	September 8, 1998	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



512Kx8 bit Low Power CMOS Static RAM

FEATURES

• Process Technology: TFT

• Organization: 512Kx8

• Power Supply Voltage: 4.5~5.5V

Low Data Retention Voltage: 2V(Min)Three state output and TTL Compatible

• Package Type: 32-DIP-600, 32-SOP-525

32-TSOP2-400F/R

GENERAL DESCRIPTION

The KM684000B families are fabricated by SAMSUNG's advanced CMOS process technology. The families support various operating temperature ranges and various package types for user flexibility of system design. The family also support low data retention voltage for battery back-up operation with low data retention current.

PRODUCT FAMILY

		emperature Vcc Range Speed		Power Di						
Product Family	Operating Temperature			Standby (ISB1, Max)	Operating (Icc2, Max)	PKG Type				
KM684000BL	Commercial (0~70°C)	4.5~5.5V	4.5.5.5V					100μΑ		32-DIP,32-SOP
KM684000BL-L	Commercial (0 10 C)			55 ¹⁾ /70ns	20μΑ	80mA	32-TSOP2-F/R			
KM684000BLI	Inderstrial (-40~85°C)		33 770HS	100μΑ	JOHN	32-SOP				
KM684000BLI-L	muerstriai (-40~05 C)			50μΑ		32-TSOP2-F/R				


^{1.} The parameter is measured with 50pF test load.

PIN DESCRIPTION

A18	32 VCC 31 A15 30 A17 29 WE 28 A13 27 A8 26 A9 25 A11 24 OE 23 A10 22 CS 21 VOB 20 VO7 19 VO6 18 VO5 17 VO4	VCC 32 A15 31 A17 30 WE 29 A13 28 A8 27 A9 26 A11 25 OE 24 A10 23 CS 22 I/O8 21 I/O7 20 I/O6 19 I/O5 18 I/O4 17	1 A1 2 A1 3 A1 4 A1 5 A2 32-TSOP2 7 A8 (Reverse) 8 A2 10 A2 11 A1 12 A1 13 VC 14 VC	6 4 2 7 3 5 5 1 1 1 1 1 1 1 1 1 1 1 1 2 1 1 1 1 1
VSS 16	17 I/O4	I/O4 17	16 VS	S

Pin Name	Function
WE	Write Enable Input
CS	Chip Select Input
ŌĒ	Output Enable Input
A0~A18	Address Inputs
I/O1~I/O8	Data Inputs/Outputs
Vcc	Power
Vss	Ground

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PRODUCT LIST

Commercial Tempera	ture Products(0~70°C)	Industrial Temperature Products(-40~85°C)			
Part Name	Function	Part Name	Function		
KM684000BLP-5	32-DIP, 55ns, L-pwr	KM684000BLGI-5	32-SOP, 55ns, L-pwr		
KM684000BLP-5L	32-DIP, 55ns, LL-pwr	KM684000BLGI-5L	32-SOP, 55ns, LL-pwr		
KM684000BLP-7	32-DIP, 70ns, L-pwr	KM684000BLGI-7	32-SOP, 70ns, L-pwr		
KM684000BLP-7L	32-DIP, 70ns, LL-pwr	KM684000BLGI-7L	32-SOP, 70ns, LL-pwr		
KM684000BLG-5	32-SOP, 55ns, L-pwr	KM684000BLTI-5L	32-TSOP2-F, 55ns, LL-pwr		
KM684000BLG-5L	32-SOP, 55ns, LL-pwr	KM684000BLTI-7L	32-TSOP2-F, 70ns, LL-pwr		
KM684000BLG-7	32-SOP, 70ns, L-pwr	KM684000BLRI-5L	32-TSOP2-R, 55ns, LL-pwr		
KM684000BLG-7L	32-SOP, 70ns, LL-pwr	KM684000BLRI-7L	32-TSOP2-R, 70ns, LL-pwr		
KM684000BLT-5L	32-TSOP2-F, 55ns, LL-pwr				
KM684000BLT-7L	32-TSOP2-F, 70ns, LL-pwr				
KM684000BLR-5L	32-TSOP2-R, 55ns, LL-pwr				
KM684000BLR-7L	32-TSOP2-R, 70ns, LL-pwr				

FUNCTIONAL DESCRIPTION

cs	OE	WE	I/O Pin	Mode	Power
Н	X ¹⁾	X ¹⁾	High-Z	Deselected	Standby
L	Н	Н	High-Z	Output disbaled	Active
L	L	Н	Dout	Read	Active
L	X ¹⁾	L	Din	Write	Active

^{1.} X means don't care.(Must be in low or high state.)

ABSOLUTE MAXIMUM RATINGS1)

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	Vin,Vout	-0.5 to 7.0	V	-
Voltage on Vcc supply relative to Vss	Vcc	-0.5 to 7.0	V	-
Power Dissipation	PD	1.0	W	-
Storage temperature	Tstg	-65 to 150	°C	-
Operating Temperature	TA	0 to 70	°C	KM684000BL/L-L
Operating remperature	IA	-40 to 85	°C	KM684000BLI/LI-L
Soldering temperature and time	Tsolder	260°C, 10sec(Lead Only)	-	-

^{1.} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS(1)

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input high voltage	VIH	2.2	-	Vcc+0.5 ²⁾	V
Input low voltage	VIL	-0.5 ³⁾	-	0.8	V

Note:

- 1. Commercial Product : Ta=0 to 70°C, otherwise specified Industrial Product : Ta=-40 to 85°C, otherwise specified
- 2. Overshoot : Vcc+3.0V in case of pulse width ≤ 30ns
- 3. Undershoot: -3.0V in case of pulse width ≤ 30ns
- 4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f=1MHz, Ta=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Сю	Vio=0V	-	10	pF

^{1.} Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS


Item	Symbol	Test Conditions			Min	Тур	Max	Unit
Input leakage current	lu	VIN=Vss to Vcc			-1	-	1	μΑ
Output leakage current	ILO	$\overline{\text{CS}}=\text{ViH or }\overline{\text{OE}}=\text{ViH or }\overline{\text{WE}}=\text{ViL, Vio}=\text{Vss to}$	Vcc		-1	-	1	μΑ
Operating power supply	Icc	IIO=0mA, CS=VIL, VIN=VIL or VIH, Read			-	7.5	15	mA
	Icc1	CS<0.2\/ \/\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		Read	-	4	10	mA
Average operating current	ICC1			Write	-	27	40	ША
	ICC2	Cycle time=Min, 100% duty, lio=0mA, CS=VIL, VI	ycle time=Min, 100% duty, Iio=0mA, CS=VIL, VIN=VIH or VIL		-	65	80	mA
Output low voltage	Vol	IoL=2.1mA			-	-	0.4	V
Output high voltage	Voн	Iон=-1.0mA			2.4	-	-	V
Standby Current(TTL)	Isb	CS=VIH, Other inputs = VIL or VIH			-	-	3	mA
			KM684000BL		-	2	100	μΑ
Standby Current(CMOS)	ISB1	CS≥Vcc-0.2V, Other inputs=0~Vcc	KM684000BL-L		-	1	20	μΑ
	ISBI		KM684000BLI		1	2	100	μΑ
			KM68400	0BLI-L	ı	1	50	μΑ



AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Test Input/Output Reference)

Input pulse level : 0.8 to 2.4V
Input rising and falling time : 5ns
Input and output reference voltage : 1.5V
Output load (See right) :CL=100pF+1TTL
CL=50pF+1TTL



1. Including scope and jig capacitance

AC CHARACTERISTICS (Vcc=4.5~5.5V, KM684000B Family:Ta=0 to 70°C, KM684000BI Family:Ta=-40 to 85°C)

				Spee	d Bins		
	Parameter List	Symbol	55	*ns	70)ns	Units
			Min	Max	Min	Max	
	Read cycle time	trc	55	-	70	-	ns
	Address access time	taa	-	55	-	70	ns
	Chip select to output	tco	-	55	-	70	ns
	Output enable to valid output	toE	-	25	-	35	ns
Read	Chip select to low-Z output	tLZ	10	-	10	-	ns
	Output enable to low-Z output	toLZ	5	-	5	-	ns
	Chip disable to high-Z output	tHZ	0	20	0	25	ns
	Output disable to high-Z output	tonz	0	20	0	25	ns
	Output hold from address change	tон	10	-	10	-	ns
	Write cycle time	twc	55	-	70	-	ns
	Chip select to end of write	tcw	45	-	60	-	ns
	Address set-up time	tas	0	-	0	-	ns
	Address valid to end of write	taw	45	-	60	-	ns
Write	Write pulse width	twp	40	-	50	-	ns
VVIILE	Write recovery time	twr	0	-	0	-	ns
	Write to output high-Z	twnz	0	20	0	25	ns
	Data to write time overlap	tow	25	-	30	-	ns
	Data hold from write time	tDH	0	-	0	-	ns
	End write to output low-Z	tow	5	-	5	-	ns


DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condi	Min	Тур	Max	Unit	
Vcc for data retention	VDR	CS≥Vcc-0.2V				5.5	V
Data retention current		Vcc=3.0V, CS≥Vcc-0.2V	KM684000BL	-	-	50	μΑ
	IDR		KM684000BL-L	-	-	15	
Data retention current	IDK		KM684000BLI	-	-	50	
			KM684000BLI-L	-	-	20	
Data retention set-up time	tsdr	Soo data rotantian wayafarm				-	ms
Recovery time	trdr	See data reterition wavelonii	ee data retention waveform				1115




TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.



TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)



TIMING WAVEFORM OF WRITE CYCLE(2) (CS Controlled)




NOTES (WRITE CYCLE)

- 1. A write occurs during the overlap of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$. A write begins at the latest transition among $\overline{\text{CS}}$ going Low and $\overline{\text{WE}}$ going low : A write end at the earliest transition among $\overline{\text{CS}}$ going high and $\overline{\text{WE}}$ going high, twp is measured from the begining of write to the end of write.
- 2. tcw is measured from the $\overline{\mbox{CS}}$ going low to end of write.
- 3. tAS is measured from the address valid to the beginning of write.

 4. two is measured from the end of write to the address change. two applied in case a write ends as $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.

DATA RETENTION WAVE FORM







PACKAGE DIMENSIONS

Units: millimeter(Inch)

32 PIN DUAL INLINE PACKAGE (600mil)



32 PIN PLASTIC SMALL OUTLINE PACKAGE (525mil)



PACKAGE DIMENSIONS

Units: millimeter(Inch)

32 PIN THIN SMALL OUTLINE PACKAGE TYPE II (400F)

