

The specification for a computer consists of a description of its appearance to a programmer at the lowest level, its *instruction set architecture* (*ISA*).


From the ISA, a high-level description of the hardware to implement the computer, called the *computer architecture*, is formulated.

This architecture, for a simple computer, is typically divided into a *datapath* and a *control*.

The datapath is defined by three basic components:

- 1. a set of registers,
- 2. the microoperations performed on data stored in the registers, and
- 3. the control interface.

The control unit provides signals that control the microoperations performed in the datapath and in other components of the system, such as memories.



The specification for a computer consists of a description of its appearance to a programmer at the lowest level, its *instruction set architecture* (*ISA*).


From the ISA, a high-level description of the hardware to implement the computer, called the *computer architecture*, is formulated.

This architecture, for a simple computer, is typically divided into a *datapath* and a *control*.

The datapath is defined by three basic components:

- 1. a set of registers,
- 2. the microoperations performed on data stored in the registers, and
- 3. the control interface.

The control unit provides signals that control the microoperations performed in the datapath and in other components of the system, such as memories.



Logic and Computer Design Fundamentals Fifth Edition Chapter 8: Computer Design Basics REPORT MANO - CHARGE REPORT - TOH HOUTH


Design Basics

Contents

- o Introduction
- o Datapaths
 - Arithmetic/Logic Unit
 - The Shifter
 - Datapath Representation
 - The Control Word
- o Simple Computer Architecture
- o Basic Instruction Cycle
- o Seven Great Ideas in Computer Architecture



Spring 2025



Registers in a digital system are denoted by uppercase letters (sometimes followed by numerals) that indicate the function of the register, e.g.:


AR for address register,

PC for program counter,

IR for instruction register,

and R2 for register 2.

The individual flip-flops in an n-bit register are typically numbered in sequence from 0 to n-1, starting with 0 in the least significant.



Data transferfrom one register to the other:

*K*1: *R*2←*R*1

K1: condition

R1: source

R2: destination

*K*1is set to 1 on the rising edge of a clock pulse at time *t*.

The next positive transition of the clock at time t+1 finds K1=1, and the inputs of R2 are loaded into the register in parallel.

K1 returns to 0 on the positive clock transition at time t+1, so that only a single transfer from R1 to R2 occurs.

Note that the **clock is not included** as a variable in the register-transfer statements.


Table 6.1: Basic Symbols for Register Transfers

Symbol	Description	Examples
Letters (and numerals)	Denotes a register	AR, R2, DR, IR
Parentheses	Denotes a part of a register	R2(1), R2(7:0), AR(L)
Arrow	Denotes transfer of data	R1 ← R2
Comma	Separates simultaneous transfers	$R1 \leftarrow R2, R2 \leftarrow R1$
Square brackets	Specifies an address for memory	$DR \leftarrow M[AR]$



Elipyright (D. 2019), 2018, 2019 Pearson Education, Inc. All Hights Reserved


8:




A microoperation is an elementary operation performed on data stored in registers or in memory.

The microoperations most often encountered in digital systems are of four types:

- **1.** *Transfer* microoperations, which transfer binary data from one register to another.
- **2.** *Arithmetic* microoperations, which perform arithmetic operations on data in registers.
- **3.** Logic microoperations, which perform bit manipulation on data in registers.
- **4.** *Shift* microoperations, which shift data in registers.





Logic microoperations are useful in manipulating the bits stored in a register.


The AND microoperation can be used for clearing one or more bits in a register to 0. (selective clear/mask)

10101101 10101011 R1(data)


00000000 11111111 R2(mask)

00000000 10101011 $R1 \leftarrow R1$ and R2

We also can apply selective set/selective complement via OR/XOR microoperations.



Shift microoperations are used for lateral movement of data.



if (K1=1) then ($R0 \leftarrow R1$) else if (K2=1) then ($R0 \leftarrow R2$) Equivalently:

K1: R0←R1, K1′K2: R0←R2





Table 6.13: Examples of Register Transfers Using the Single Bus in Figure 6-19(b)

	Select		Load		
Register Transfer	S1	S0	L2	L1	LO
$R0 \leftarrow R2$	1	0	0	0	1
$R0 \leftarrow R1, R2 \leftarrow R1$	0	1	1	0	1
$R0 \leftarrow R1, R1 \leftarrow R0$	Impossible				



Expyright (E-2018, 2018, 2004 Pearson Education, Drc. All Rights Reserved




High-Impedance Outputs:

The three-state buffer provides a third output value referred to as the *high-impedance state* and denoted by Hi-Z or just plain Z or z.

The Hi-Z value behaves as an open circuit, which means that, looking back into the circuit, we find that the output appears to be disconnected internally.


Thus, the output appears not to be there at all and, thus, is incapable of driving any attached inputs.



Hi-Z outputs can be connected together provided that no two or more gates drive the line at the same time to opposite 0 and 1 values.

(gates with only logic 0 and logic 1 outputs cannot have their outputs connected together)

One way to avoid confliction is to use a **decoder** to generate the *EN* signals.



Bidirectional input/output

an output in the Hi-Z states, since it appears as an open circuit, can have an input attached to it internally, so that the Hi-Z output can act as both an output and an input


Computer Design Basics


Contents

- o Introduction
- o Datapaths
 - Arithmetic/Logic Unit
 - The Shifter
 - Datapath Representation
 - The Control Word
- o Simple Computer Architecture
- o Basic Instruction Cycle
- o Seven Great Ideas in Computer Architecture



Spring 2025





The combination of a set of registers with a shared ALU and interconnecting paths is the datapath for the system.

Control inputs:

- **1.** A select, to place the contents of R2 onto A data and, hence, Bus A.
- **2.** B select, to place the contents of R3 onto the 0 input of MUX B; and MB select, to put the 0 input of MUX B onto Bus B.
- **3.** G select, to provide the arithmetic operation A + B.
- **4.** *H select*, to provide the shift operation.
- **5.** *MF select,* to place the ALU output on the MUX F output.
- **6..** *MD select*, to place the MUX F output onto Bus *D*.
- **7.** Destination select, to select R1 as the destination of the data on Bus D.
- **8.** Load enable, to enable a register—in this case, R1—to be loaded.

Computer Design Basics


Contents

- o Introduction
- o Datapaths
 - Arithmetic/Logic Unit
 - The Shifter
 - Datapath Representation
 - The Control Word
- o Simple Computer Architecture
- o Basic Instruction Cycle
- o Seven Great Ideas in Computer Architecture



Spring 2025

23.



The ALU is a combinational circuit that performs a set of basic arithmetic and logicmicrooperations.

The selection lines are decoded within the ALU, so that k selection lines can specify up to 2kdistinct operations.

The mode-select input S2distinguishes between arithmetic and logic operations.

First, we design the arithmetic section. Then we design the logic section, and finally, we combine the two sections to form the ALU.





Table 8.1: Function Table for Arithmetic Circuit

Select		Input	$\mathbf{G} = (\mathbf{A} + \mathbf{Y} + \mathbf{C}_{in})$		
s,	S ₀	Y	C _{in} = 0	C _{in} = 1	
0	0	all 0s	G = A (transfer)	G = A + 1 (increment)	
0	1	B	G = A + B (add)	G = A + B + 1	
1	0	\overline{B}	$G = A + \overline{B}$	$G = A + \overline{B} + 1$ (subtract)	
1	1	all 1s	G = A - 1 (decrement)	G = A (transfer)	



Dipyright @ 2016, 2006, 2004 Pearson Education, Inc. All Rights Reserved







Table 8.2: Function Table for ALU


Operation Select			ect			
S,	S,	S,	C _{in}	Operation	Function	
0	0	.0	0	G = A	Transfer A	
0	0	0	1	G = A + 1	Increment A	
0	0	1	0	G = A + B	Addition	
0	0	1	1	G=A+B+1	Add with carry input of I	
0	1	0	0	G = A + B	A plus 1s complement of B	
0	1	0	1	G = A + B + 1	Subtraction	
0	1	1	0	G = A - 1	Decrement A	
0	1	1	1	G = A	Transfer A	
1	X	0	0	$G = A \wedge B$	AND	
1	X	0	1	$G = A \vee B$	OR	
1	×	1	0	$G = A \oplus B$	XOR	
1	X	1	1	$G = \overline{A}$	NOT (1s complement)	


Pearson

Dipyright @ 2016, 2006, 2004 Pearson Education, Inc. All Hights Reserved



The S_0S_1 pair in this figure are different from those in the previous slide!









Table 8.3: Function Table for 4-Bit Barrel Shifter

Select		Output					
S ₁ S ₀		Y ₃	Y ₂	Υ1	Yo	Operation	
0	0	D_{3}	D_2	D_1	$D_{_0}$	No rotation	
0	1	D_2	D_{i}	D_{0}	D_{i}	Rotate one position	
1	0	D_1	D_{o}	D_{i}	D_{2}	Rotate two positions	
1	1	D_{0}	D_{i}	D,	D_1	Rotate three positions	

Pearson


Eupyright (D. 2015), 2008, 2004 Pearson Education, Inc. All Rights Reserved



Selection variables control the addresses for

- the data read from the register file,
- the function performed by the function unit,
- and the data loaded into the register file,
- as well as the selection of external data.

Their combined values specify a control word.




The typical register file is a special type of fast memory that permits one or more words to be read and one or more words to be written, all simultaneously.

The *A address* accesses a word to be read onto *A data*, the *B address* accesses a second word to be read onto *B data*, and the *D address* accesses a word to be written into from *D data*.

All of these accesses occur in the same clock cycle.


The status bit implementation depends on the specific implementation that has been used for the arithmetic circuit. Alternative implementations may not produce the same results.



The combination of a set of registers with a shared ALU and interconnecting paths is the datapath for the system.

Control inputs:


- **1.** A select, to place the contents of R2 onto A data and, hence, Bus A.
- **2.** B select, to place the contents of R3 onto the 0 input of MUX B; and MB select, to put the 0 input of MUX B onto Bus B.
- **3.** G select, to provide the arithmetic operation A + B.
- **4.** *H select,* to provide the shift operation.
- **5.** *MF select,* to place the ALU output on the MUX F output.
- **6..** *MD select*, to place the MUX F output onto Bus *D*.
- **7.** Destination select, to select R1 as the destination of the data on Bus D.
- **8.** Load enable, to enable a register—in this case, R1—to be loaded.



In Figure 8-1, there are three sets of select inputs: the *G select*, *H select*, and *MF select*.

In Figure 8-10, there is a single set of select inputs labeled FS, for "function select."

To fully specify the function unit symbol in the figure, all of the codes for *MF select*, *G select*, and *H select* must be defined in terms of the codes for *FS*



The combined values of control inputs specify a *control word*.

It consists of seven parts called fields.

The three register fields are three bits each. The remaining fields have one or four bits.

The three bits of DA select one of eight destination registers for the result of the microoperation.

The three bits of AA select one of eight source registers for the Bus A input to the ALU.

The three bits of BA select a source register for the 0 input of the MUX B.

The single MB bit determines whether Bus B carries the contents of the selected source register or a constant value.

The 4-bit FS field controls the operation of the function unit. (Table 8-4)

The single bit of MD selects the function unit output or the data on *Data in* as the input to Bus *D*.

The final field, RW, determines whether a register is written or not.

When applied to the control inputs, the 16-bit control word specifies a particular microoperation.

Table 8.5: Encoding of Control Word for the Datapath DA, AA, BA MD Function Code Function Code Function Code Function Code Function Code 0000 Function 0 000 Register 0 F = ANo Write 0 F = A + 1F = A + B001 Constant 1 0001 Data in 1 RI Write R2010 0010 R3 011 F = A + B + 1 0011Ri 100 0100 F = A + BR5 101 $F = A + \overline{B} + 1$ 0101 86 110 F = A - 10110 F = AR7 111 0111 $F = A \wedge B$ 1000 $F = A \vee B$ 1001 $F = A \oplus B$ 1011 $F = \overline{A}$ F = B1100 $F=ur\,B$ 1101 $F=\operatorname{sl} B$ 1110

Dipyright @ 2016, 2016, 2004 Pearson Education, Inc. All Rights Reserved

40

Pearson

Table 8.6: Examples of Micro-Operations for the DataPath, Using Symbolic Notation

Micro- operation	DA	АА	ВА	мв	FS	MD	RW
$R1 \leftarrow R2 - R3$	R1	R2	R3	Register	$F = A + \overline{B} + I$	Function	Write
R4 sl R6	R4	_	R6	Register	$F = \operatorname{sl} B$	Function	Write
$R7 \leftarrow R7 + 1$	R7	R7	-	-	F = A + 1	Function	Write
$R1 \leftarrow R0 + 2$	R1	R0		Constant	F = A + B	Function	Write
Data out ← R3		-	R3	Register	-	-	No Write
R4 ← Data in	R4	-	-			Data in	Write
R5 0	R5	R0	RO	Register	$F = A \oplus B$	Function	Write




Eupyright (D. 2015), 2008, 2004 Pearson Education, Inc. All Rights Reserved

Table 8.7: Examples of Micro-Operations from Table 8-6, Using Binary Control Words

Micro- operation	DA	AA	ВА	МВ	FS	MD	RW
$R1 \leftarrow R2 - R3$	001	010	011	0	0101	0	1
$R4 \leftarrow sl R6$	100	XXX	110	0	1110	0	1
$R7 \leftarrow R7 + 1$	111	111	XXX	X	0001	0	1
$R1 \leftarrow R0 + 2$	001	000	XXX	1	0010	0	1
Data out $\leftarrow R3$	XXX	XXX	011	0	XXXX	×	0
R4 ← Data in	100	XXX	XXX	X	XXXX	1	1
$R5 \leftarrow 0$	101	000	000	0	1010	0	1




Expyright (p. 2019), 2018, 2004 Pearson Education, Dec. All Hights Reserved



Selection variables control

- · the addresses for the data read from the register file,
- the function performed by the function unit,
- and the data loaded into the register file,
- as well as the selection of external data.


Their combined values specify a control word.



Separate Instruction and Data Memory

Memory word size: 16 bits

Memory is both word addressable and word accessible



The bits are divided into groups called *fields*.

Typical fields found in instruction formats:

- **1.** An *opcode field*, which specifies the operation to be performed.
- **2.** An *address field*, which provides either a memory address or an address that selects a processor register.
- **3.** A mode field, which specifies the way the address field is to be interpreted.

Other special fields:

a field that gives the number of positions to shift in a shift-type instruction an operand field in an immediate operand instruction.

Table 8.8: Instruction Specifications for the Simple Computer (1 of 2)

Instruction	Opcode	Mne- monic	Format	Description	Statu: Bits
Move A	0000000	MOVA	RD, RA	$R[DR] \leftarrow R[SA]^*$	N,Z
Increment	0000001	INC	RD, RA	$R[DR] \leftarrow R[SA] + 1$	N,Z
Add	0000010	ADD	RD, RA, RB	$R[DR] \leftarrow R[SA] + R[SB]$	N,Z
Subtract	0000101	SUB	RD, RA, RB	$R[DR] \leftarrow R[SA] - R[SB]$ *	N,Z
Decrement	0000110	DEC	RD, RA	$R[DR] \leftarrow R[SA] - 1$ *	N,Z
AND	0001000	AND	RD, RA, RB	$R[DR] \leftarrow R[SA] \wedge R[SB]$ =	N.Z
OR	0001001	OR	RD, RA, RB	$R[DR] \leftarrow R[SA] \vee R[SB]^*$	N,Z
Exclusive OR	0001010	XOR	RD, RA, RB	$R[DR] \leftarrow R[SA] \oplus R[SB]^{\circ}$	N, Z
NOT	0001011	NOT	RD, RA	$R[DR] \leftarrow \overline{R[SA]}^{*}$	N, Z
Move B	0001100	MOVB	RD, RB	$R[DR] \leftarrow R[SB]^{\circ}$	
Shift Right	0001101	SHR	RD, RB	$R[DR] \leftarrow sr R[SB]$ *	
Shift Left	0001110	SHL	RD, RB	$R[DR] \leftarrow sl R[SB]^*$	
Pearson				Education, Inc. Al Battle Reserved	

Instruction	Opcode	Mne- monic	Format	Description	Status Bits
Load Immediate	1001100	LDI	RD, OP	R[DR] ← zf OP*	
Add Immediate	1000010	ADI	RD, RA, OP	$R[DR] \leftarrow R[SA] + zf OP^q$	N.Z
Load	0010000	LD	RD, RA	$R[DR] \leftarrow M[SA]^{\omega}$	
Store	0100000	ST	RA, RB	$M[SA] \leftarrow R[SB]^*$	
Branch on Zero	1100000	BRZ	RA,AD	if $(R[SA] = 0) PC \leftarrow PC + se AD$, if $(R[SA] \neq 0) PC \leftarrow PC + 1$	N,Z
Branch on Negative	1100001	BRN	RA, AD	if $(R[SA] < 0) PC \leftarrow PC + se AD$, if $(R[SA] \ge 0) PC \leftarrow PC + 1$	N,Z
Jump	1110000	JMP	RA	$PC \leftarrow R[SA]^*$	

zf: zero fill

se: sign extension

Table 8.9: Memory Representation of Instructions and Data Decimal Decimal Address Memory Contents Other Fields Opcode Operation 0000101 001 010 011 5 (Subtract) DR:1, SA:2, SB:3 $R1 \leftarrow R2 - R3$ 0100000 000 100 101 35 32 (Store) SA:4, SB:5 $M[R4] \leftarrow R5$ 1000010 010 111 011 45 66 (Add DR:2, SA:7, OP:3 $R2 \leftarrow R7 + 3$ Immediate) 55 1100000 101 110 100 96 (Branch AD: 44, SA:6 If R6 = 0, on Zero) $PC \leftarrow PC - 20$

Pearson

00000000011000000

Dipyright @ 2016, 2006, 2004 Pearson Education, Inc. All Rights Reserved

Data = 80.


Data = 192. After execution of instruction in 35,

Contents

- o Introduction
- o Datapaths
 - Arithmetic/Logic Unit
 - The Shifter
 - Datapath Representation
 - The Control Word
- o Simple Computer Architecture
- o Basic Instruction Cycle
- o Seven Great Ideas in Computer Architecture



Spring 2025



A register in the computer called the program counter (PC) keeps track of the instructions in the program stored in memory

Program Counter (PC)

- Points at (contains address of) some machinelanguage instruction in memory
- Also called IP (Instruction Pointer)
- From the time that power applied to the system until the time that the power is shut off, a processor repeatedly:
 - Executes the instruction pointed by the PC, and
 - Updates PC to point to the next instruction



Outlines

- o Hardware organization of a typical system
 - Registers & Internal bus
 - · Arithmetic, Logic & Shift Unit
 - Datapaths
- o Simple Computer Architecture
- o Basic Instruction Cycle
- o Next Topic:

Seven Great ideas in Computer Architecture



ewine 2025



Seven Great Ideas in Computer Architecture

adopted from:


D. Patterson, J. Hennessy, "Computer Organization & Design, The HW/SW Interface, MIPS Edition", 6th Ed., MK Publishing, 2020






Spring 2025





Abstraction: The process of removing physical, spatial, or temporal details or attributes in the study of objects or systems in order to more closely attend to other details of interest






Make Common Case Fast

- o The common case is often
 - Simpler than the rare case

- Easier to enhance
- You know the common case by
 - Experimentation
 - Measurement




- 3



Gene Amdahl, 1922–. Most famous for Amdahl's Law, an observation he made in 1965.

While in graduate school, he began designing computers in his free time. This side work earned him his Ph.D. in theoretical physics in 1952.

He joined IBM immediately after graduation, and later went on to found three companies, including one called Amdahl Corporation in 1970



Amdahl's Law - 3

- When we speed up one part of a system, the effect on the overall performance depends on
 - · How significant this part was, and
 - How much it sped up
- To significantly speed up the entire system, improve the speed of a very large fraction of the overall system
- o Make common case fast!



5.100





Performance via Parallelism

- o Parallelism:
 - · doing two or more things at once
- o Instruction-level parallelism
 - parallelism is exploited within individual instructions
- o Processor-level parallelism
 - CPUs work together on the same problem




- 1

Instruction-level Parallelism

- Parallelism is exploited within individual instructions
 - Pipelining: instruction execution is divided into many parts, run in parallel
 - Superscalar Architectures: two or more instructions executed in parallel





Temporal vs. Spatial Parallelism

o Temporal parallelism (Pipelining)



- A task is broken into stages, like an assembly line
- Multiple tasks can be spread across the stages
- · Each task must pass through all stages, but a different task will be in each stage at any given time so multiple tasks can overlap

o Spatial parallelism




 Multiple copies of the hardware are provided so that multiple tasks can be done at the same time






Prefetching


- o A concept used in early designs
- Instruction execution divided into independent phases:
 - Fetch
 - Actual execution




 Phases of subsequent instructions executed in parallel











Data Parallel Computers:


SIMD processors: consist of a large number of identical processors that perform the same sequence of instructions on different sets of data. (e.g. GPUs)

Vector processors: unlike a SIMD processor, all of the operations are performed in a single, heavily pipelined functional unit

Multiprocessors are **MIMD** (Multiple Instruction Multiple Data) computers







Parallelism (Summary)

- o Parallelism: doing two or more things at once
- Instruction-level parallelism: parallelism is exploited within individual instructions
 - Pipelining: instruction execution is divided into many parts, run in parallel
 - Superscalar Architectures: two or more instructions executed in parallel
- o Processor-level parallelism: CPUs work together on the same problem
 - Data Parallel Computers:
 - same calculations performed on different sets of data
 - Multiprocessors: (tightly coupled)
 - 6 a system with more than one CPU sharing a common memory
 - Multicomputers: (loosely coupled)
 - a large numbers of interconnected computers, each having its own private memory



Spring 2025

		Software	
		Sequential	Concurrent
See Stone of	Serial	Matrix Multiply written in MatLab running on an Intel Pentium 4	Windows Vists Operating System running on an Intel Pentium 4
Hardware	Paratiel	Matrix Multiply written in MATLAB running on an Intel Core i7	Windows Vista Operating System running on an Intel Core i7
		al/concurrent sof rallel hardware	tware can run o

This figure tries to clarify the terms serial, parallel, sequential, and concurrent.

The columns of this figure represent the software, which is either inherently sequential or concurrent.

The rows of the figure represent the hardware, which is either serial or parallel.

For example, the programmers of compilers think of them as sequential programs: the steps include parsing, code generation, optimization, and so on.


In contrast, the programmers of operating systems normally think of them as concurrent programs: cooperating processes handling I/O events due to independent jobs running on a computer.

The point of these two axes of the figure is that concurrent software can run on serial hardware, such as operating systems for the Intel Pentium 4 uniprocessor, or on parallel hardware, such as an OS on the more recent Intel Core i7.

The same is true for sequential software. For example, the MATLAB programmer writes a matrix multiply thinking about it sequentially, but it could run serially on the entium4 or in parallel on the Intel Core i7.



Performance via Prediction





- o It can be faster on avgerage to guess & start working rather than wait until you know for sure, if:
 - the mechanism to recover from a misprediction is not too expensive
 - your prediction is relatively accurate



Computer Design Basics

Exploiting Memory Hierarchy




Ideally one would desire an Indefinitely large memory capacity such that any particular ... word would be immediately available. ... We are ... forced to recognize the possibility of constructing a hierarchy of memories, each of which has greater capacity than the preceding but which is less quickly accessible.


A. W. Burks, H. H. Goldstine, and J. von Neumann

Preliminary Discussion of the Logical Design of an Electronic Computing Instrument, 1946



75





Computer Design Basics

Principle of Locality

- Programs access a small portion of their address space at any time
- o Temporal locality
 - Items accessed recently are likely to be accessed again soon
 - . e.g., instructions in a loop, induction variables
- o Spatial locality
 - Items near those accessed recently are likely to be accessed soon
 - e.g., sequential instruction access, array data



Service 2025

211





Suppose you were a student writing a term paper on important historical developments in computer hardware. You are sitting at a desk in a library with a collection of books that you have pulled from the shelves and are examining ... check the whole analogy in the book.

Taking advantage of Locality


- Memory hierarchy
- o Store everything on disk
- o Copy recently accessed (and nearby) items from disk to smaller DRAM memory
 - Main memory
- o Copy more recently accessed (and nearby) items from DRAM to smaller SRAM memory
 - Cache memory attached to CPU








نرخ برخورد :Hit ratio نرخ فقدان :Miss ratio





CPU registers hold words retrieved from Level1 (L1) cache
Level1 cache holds cache lines retrieved from the Level2 cache memory
Level2 cache holds cache lines retrieved from Main Memory
Main Memory holds disks blocks retrieved from local disks
Local disks hold files retrieved from disks on remote network servers



Dependability via Redundancy



- o Computers need to be dependable
- o Any physical device can fail
- We make systems dependable by redundant components that:
 - take over when a failure occurs
 - help detect failures





Seven Design Ideas

- Use abstraction to simplify design
- o Make the common case fast
- o Performance via parallelism
- o Performance via pipelining
- o Performance via prediction
- o Hierarchy of memories
- o Dependability via redundancy



26