



The specification for a computer consists of a description of its appearance to a programmer at the lowest level, its *instruction set architecture (ISA)*.

From the ISA, a high-level description of the hardware to implement the computer, called the *computer architecture*, is formulated.

This architecture, for a simple computer, is typically divided into a *datapath* and a *control*.

The datapath is defined by three basic components:

- 1. a set of registers,**
- 2. the microoperations performed on data stored in the registers, and**
- 3. the control interface.**

The control unit provides signals that control the microoperations performed in the datapath and in other components of the system, such as memories.

# Computer Structure & Machine Language

## Chapter Two Computer Design Basics



The specification for a computer consists of a description of its appearance to a programmer at the lowest level, its *instruction set architecture (ISA)*.

From the ISA, a high-level description of the hardware to implement the computer, called the *computer architecture*, is formulated.

This architecture, for a simple computer, is typically divided into a *datapath* and a *control*.

The datapath is defined by three basic components:

- 1. a set of registers,**
- 2. the microoperations performed on data stored in the registers, and**
- 3. the control interface.**


The control unit provides signals that control the microoperations performed in the datapath and in other components of the system, such as memories.

## M. Morris Mano



M. Morris Mano is an Emeritus Professor at California State University, Los Angeles. His subject is computer engineering. He is the author of many books pertaining to Digital Circuits, which deals with the primary digital logic circuits in an accessible manner. His books are popular for the basic-level learning.

Political theory, political theory by Rajeev Bhargava, modern political theory books, modern political theory, introduction of political theory.




Spring 2025

3

# Logic and Computer Design Fundamentals

Fifth Edition



## Chapter 8: Computer Design Basics



Copyright © 2018, 2008, 2004 Pearson Education, Inc. All Rights Reserved


## Contents

---

- Introduction
- Datapaths
  - Arithmetic/Logic Unit
  - The Shifter
  - Datapath Representation
  - The Control Word
- Simple Computer Architecture
- Basic Instruction Cycle
- Seven Great Ideas in Computer Architecture



Figure 6-4: Block Diagrams of Registers



Copyright © 2018, 2008, 2004 Pearson Education, Inc. All Rights Reserved

6

Registers in a digital system are denoted by uppercase letters (sometimes followed by numerals) that indicate the function of the register, e.g.:

*AR* for *address register*,


*PC* for *program counter*,

*IR* for *instruction register*,

and *R2* for register 2.

The individual flip-flops in an  $n$ -bit register are typically numbered in sequence from 0 to  $n-1$ , starting with 0 in the least significant.

Figure 6-5: Transfer from  $R1$  to  $R2$  when  $K_1=1$



Copyright © 2018, 2008, 2004 Pearson Education, Inc. All Rights Reserved

7

Data transfer from one register to the other:

$K1: R2 \leftarrow R1$

$K1$ : condition

$R1$ : source

$R2$ : destination

$K1$  is set to 1 on the rising edge of a clock pulse at time  $t$ .

The next positive transition of the clock at time  $t + 1$  finds  $K1 = 1$ , and the inputs of  $R2$  are loaded into the register in parallel.

$K1$  returns to 0 on the positive clock transition at time  $t + 1$ , so that only a single transfer from  $R1$  to  $R2$  occurs.

Note that the **clock is not included** as a variable in the register-transfer statements.

Table 6.1: Basic Symbols for Register Transfers

Symbol	Description	Examples
Letters (and numerals)	Denotes a register	$AR, R2, DR, IR$
Parentheses	Denotes a part of a register	$R2(1), R2(7:0), AR(L)$
Arrow	Denotes transfer of data	$R1 \leftarrow R2$
Comma	Separates simultaneous transfers	$R1 \leftarrow R2, R2 \leftarrow R1$
Square brackets	Specifies an address for memory	$DR \leftarrow M[AR]$



Table 6.3: Arithmetic Micro-Operations

Symbolic Designation	Description
$R0 \leftarrow R1 + R2$	Contents of $R1$ plus $R2$ transferred to $R0$
$R2 \leftarrow \overline{R2}$	Complement of the contents of $R2$ (1s complement)
$R2 \leftarrow \overline{R2} + 1$	2s complement of the contents of $R2$
$R0 \leftarrow R1 + \overline{R2} + 1$	$R1$ plus 2s complement of $R2$ transferred to $R0$ (subtraction)
$R1 \leftarrow R1 + 1$	Increment the contents of $R1$ (count up)
$R1 \leftarrow R1 - 1$	Decrement the contents of $R1$ (count down)



Copyright © 2016, 2008, 2004 Pearson Education, Inc. All Rights Reserved

9

A microoperation is an elementary operation performed on data stored in registers or in memory.

The microoperations most often encountered in digital systems are of four types:

1. *Transfer* microoperations, which transfer binary data from one register to another.
2. *Arithmetic* microoperations, which perform arithmetic operations on data in registers.
3. *Logic* microoperations, which perform bit manipulation on data in registers.
4. *Shift* microoperations, which shift data in registers.

Figure 6-6: Implementation of Add and Subtract Micro-Operations




Table 6.4: Logic Micro-Operations

Symbolic Designation	Description
$R0 \leftarrow \overline{R1}$	Logical bitwise NOT (1s complement)
$R0 \leftarrow R1 \wedge R2$	Logical bitwise AND (clears bits)
$R0 \leftarrow R1 \vee R2$	Logical bitwise OR (sets bits)
$R0 \leftarrow R1 \oplus R2$	Logical bitwise XOR (complements bits)



Copyright © 2016, 2008, 2004 Pearson Education, Inc. All Rights Reserved

11

Logic microoperations are useful in manipulating the bits stored in a register.

The AND microoperation can be used for clearing one or more bits in a register to 0. (*selective clear/mask*)

10101101 10101011  $R1$ (data)

00000000 11111111  $R2$ (mask)

00000000 10101011  $R1 \leftarrow R1$  and  $R2$

We also can apply *selective set/selective complement* via OR/XOR microoperations.

Table 6.5: Examples of Shifts

Type	Symbolic Designation	Eight-Bit Examples	
		Source <i>R2</i>	After Shift: Destination <i>R1</i>
Shift left	$R1 \leftarrow sl\ R2$	10011110	00111100
Shift right	$R1 \leftarrow sr\ R2$	11100101	01110010

Shift microoperations are used for lateral movement of data.

### Figure 6-7: Use of Multiplexers to Select between Two Registers

(a) Block diagram

(b) Detailed logic

Copyright © 2010, 2008, 2004 Pearson Education, Inc. All Rights Reserved

13

Equivalently:

13

Figure 6-19: Single Bus versus Dedicated Multiplexers





Table 6.13: Examples of Register Transfers Using the Single Bus in Figure 6-19(b)

Register Transfer	Select		Load		
	S1	S0	L2	L1	L0
$R0 \leftarrow R2$	1	0	0	0	1
$R0 \leftarrow R1, R2 \leftarrow R1$	0	1	1	0	1
$R0 \leftarrow R1, R1 \leftarrow R0$	Impossible				

Figure 6-20: Three-State Buffer



(a) Logic symbol

EN	IN	OUT
0	X	Hi-Z
1	0	0
1	1	1

(b) Truth table



Copyright © 2016, 2008, 2004 Pearson Education, Inc. All Rights Reserved

17

### High-Impedance Outputs:


The three-state buffer provides a third output value referred to as the *high-impedance state* and denoted by Hi-Z or just plain Z or z.

The Hi-Z value behaves as an open circuit, which means that, looking back into the circuit, we find that the output appears to be disconnected internally.

Thus, the output appears not to be there at all and, thus, is incapable of driving any attached inputs.



Figure 6-21: Three-State Buffers Forming a Multiplexed Line OL



EN1	EN0	IN1	EN0	OL
0	0	X	X	Hi-Z
0	1	X	0	0
0	1	X	1	1
1	0	0	X	0
1	0	1	X	1
1	1	0	0	0
1	1	1	1	1
1	1	0	1	0
1	1	1	0	1


(b) Truth table

Hi-Z outputs can be connected together provided that no two or more gates drive the line at the same time to opposite 0 and 1 values.

(gates with only logic 0 and logic 1 outputs cannot have their outputs connected together)

One way to avoid confliction is to use a **decoder** to generate the *EN* signals.

Figure 6-22: Three-State Bus versus Multiplexer Bus



## Bidirectional input/output

an output in the Hi-Z states, since it appears as an open circuit, can have an input attached to it internally, so that the Hi-Z output can act as both an output and an input


## Contents

---

- Introduction
- **Datapaths**
  - Arithmetic/Logic Unit
  - The Shifter
  - Datapath Representation
  - The Control Word
- Simple Computer Architecture
- Basic Instruction Cycle
- Seven Great Ideas in Computer Architecture




## Simple Datapath



Spring 2025

21

Figure 8-1: Block Diagram of a Generic DataPath



Copyright © 2016, 2008, 2004 Pearson Education, Inc. All Rights Reserved

22

The combination of a set of registers with a shared ALU and interconnecting paths is the datapath for the system.

Control inputs:

1. *A select*, to place the contents of *R2* onto *A data* and, hence, Bus *A*.
2. *B select*, to place the contents of *R3* onto the 0 input of MUX *B*; and *MB select*, to put the 0 input of MUX *B* onto Bus *B*.
3. *G select*, to provide the arithmetic operation  $A + B$ .
4. *H select*, to provide the shift operation.
5. *MF select*, to place the ALU output on the MUX *F* output.
- 6.. *MD select*, to place the MUX *F* output onto Bus *D*.
7. *Destination select*, to select *R1* as the destination of the data on Bus *D*.
8. *Load enable*, to enable a register—in this case, *R1*—to be loaded.


## Contents

---

- Introduction
- Datapaths
  - Arithmetic/Logic Unit
  - The Shifter
  - Datapath Representation
  - The Control Word
- Simple Computer Architecture
- Basic Instruction Cycle
- Seven Great Ideas in Computer Architecture



Figure 8-2: Symbol for an n-Bit ALU




The ALU is a combinational circuit that performs a set of basic arithmetic and logic microoperations.

The selection lines are decoded within the ALU, so that  $k$  selection lines can specify up to  $2^k$  distinct operations.

The mode-select input  $S_2$  distinguishes between arithmetic and logic operations.

First, we design the arithmetic section. Then we design the logic section, and finally, we combine the two sections to form the ALU.

Figure 8-3: Block Diagram of an Arithmetic Circuit



Select	Input	$G = (A + Y + C_{in})$	
$S_1$	$S_0$	$Y$	$C_{in} = 0$ $C_{in} = 1$
0	0	all 0s	$G = A$ (transfer) $G = A + 1$ (increment)
0	1	$B$	$G = A + B$ (add) $G = A + B + 1$
1	0	$\bar{B}$	$G = A + \bar{B}$ $G = A + \bar{B} + 1$ (subtract)
1	1	all 1s	$G = A - 1$ (decrement) $G = A$ (transfer)




Table 8.1: Function Table for Arithmetic Circuit

Select		Input	$G = (A + Y + C_m)$	
$S_1$	$S_0$		$C_m = 0$	$C_m = 1$
0	0	all 0s	$G = A$ (transfer)	$G = A + 1$ (increment)
0	1	$B$	$G = A + B$ (add)	$G = A + B + 1$
1	0	$\bar{B}$	$G = A + \bar{B}$	$G = A + \bar{B} + 1$ (subtract)
1	1	all 1s	$G = A - 1$ (decrement)	$G = A$ (transfer)

Figure 8-4:  $B$  Input Logic for One Stage of Arithmetic Circuit

Inputs			Output
$S_i$	$S_0$	$B_i$	$Y_i$
0	0	0	0 $Y_i = 0$
0	0	1	0
0	1	0	0 $Y_i = B_i$
0	1	1	1
1	0	0	1 $Y_i = \overline{B_i}$
1	0	1	0
1	1	0	1 $Y_i = 1$
1	1	1	1

(a) Truth table



(b) Map simplification:  
 $Y_i = B_i S_0 + \overline{B_i} S_1$

Figure 8-5: Logic Diagram of a 4-Bit Arithmetic Circuit





Table 8.2: Function Table for ALU

Operation Select				Operation	Function
$S_2$	$S_1$	$S_0$	$C_n$		
0	0	0	0	$G = A$	Transfer $A$
0	0	0	1	$G = A + 1$	Increment $A$
0	0	1	0	$G = A + B$	Addition
0	0	1	1	$G = A + B + 1$	Add with carry input of 1
0	1	0	0	$G = A + \bar{B}$	$A$ plus 1s complement of $B$
0	1	0	1	$G = A + \bar{B} + 1$	Subtraction
0	1	1	0	$G = A - 1$	Decrement $A$
0	1	1	1	$G = A$	Transfer $A$
1	X	0	0	$G = A \wedge B$	AND
1	X	0	1	$G = A \vee B$	OR
1	X	1	0	$G = A \oplus B$	XOR
1	X	1	1	$G = \bar{A}$	NOT (1s complement)

Figure 8-6: One Stage of Logic Circuit



The  $S_0S_1$  pair in this figure are different from those in the previous slide!

Figure 8-7: One Stage of ALU




Figure 8-8: 4-Bit Basic Shifter





Figure 8-9: 4-Bit Barrel Shifter




Select		Output				Operation
$S_1$	$S_0$	$Y_3$	$Y_2$	$Y_1$	$Y_0$	
0	0	$D_3$	$D_2$	$D_1$	$D_0$	No rotation
0	1	$D_2$	$D_1$	$D_0$	$D_3$	Rotate one position
1	0	$D_1$	$D_0$	$D_3$	$D_2$	Rotate two positions
1	1	$D_0$	$D_3$	$D_2$	$D_1$	Rotate three positions




Table 8.3: Function Table for 4-Bit Barrel Shifter

Select		Output				Operation
$S_1$	$S_0$	$Y_3$	$Y_2$	$Y_1$	$Y_0$	
0	0	$D_3$	$D_2$	$D_1$	$D_0$	No rotation
0	1	$D_2$	$D_1$	$D_0$	$D_3$	Rotate one position
1	0	$D_1$	$D_0$	$D_3$	$D_2$	Rotate two positions
1	1	$D_0$	$D_3$	$D_2$	$D_1$	Rotate three positions



## Contents

- Introduction
- Datapaths
  - Arithmetic/Logic Unit
  - The Shifter
  - Datapath Representation
  - The Control Word
- Simple Computer Architecture
- Basic Instruction Cycle
- Seven Great Ideas in Computer Architecture



Spring 2025


35

Selection variables control the addresses for

- the data read from the register file,
- the function performed by the function unit,
- and the data loaded into the register file,
- as well as the selection of external data.

Their combined values specify a *control word*.

Figure 8-10: Block Diagram of DataPath Using the Register File and Function Unit



Copyright © 2016, 2008, 2004 Pearson Education, Inc. All Rights Reserved

36


The typical register file is a special type of fast memory that permits one or more words to be read and one or more words to be written, all simultaneously.

The *A address* accesses a word to be read onto *A data*, the *B address* accesses a second word to be read onto *B data*, and the *D address* accesses a word to be written into from *D data*.

All of these accesses occur in the same clock cycle.

The status bit implementation depends on the specific implementation that has been used for the arithmetic circuit. Alternative implementations may not produce the same results.

Figure 8-1: Block Diagram of a Generic DataPath



Copyright © 2016, 2008, 2004 Pearson Education, Inc. All Rights Reserved

37

The combination of a set of registers with a shared ALU and interconnecting paths is the datapath for the system.

Control inputs:

1. *A select*, to place the contents of *R2* onto *A data* and, hence, Bus *A*.
2. *B select*, to place the contents of *R3* onto the 0 input of MUX B; and *MB select*, to put the 0 input of MUX B onto Bus *B*.
3. *G select*, to provide the arithmetic operation  $A + B$ .
4. *H select*, to provide the shift operation.
5. *MF select*, to place the ALU output on the MUX F output.
6. *MD select*, to place the MUX F output onto Bus *D*.
7. *Destination select*, to select *R1* as the destination of the data on Bus *D*.
8. *Load enable*, to enable a register—in this case, *R1*—to be loaded.

Table 8.4: G Select, H Select, and MF Select Codes Defined in Terms of FS Codes

FS(3:0)	MF Select	G Select(3:0)	H Select(3:0)	Microoperation
0000	0	0000	XX	$F = A$
0001	0	0001	XX	$F = A + 1$
0010	0	0010	XX	$F = A + B$
0011	0	0011	XX	$F = A + B + 1$
0100	0	0100	XX	$F = A + \overline{B}$
0101	0	0101	XX	$F = A + \overline{B} + 1$
0110	0	0110	XX	$F = A - 1$
0111	0	0111	XX	$F = A$
1000	0	1000	XX	$F = A \wedge B$
1001	0	1001	XX	$F = A \vee B$
1010	0	1010	XX	$F = A \oplus B$
1011	0	1011	XX	$F = \overline{A}$
1100	1	XXXX	00	$F = B$
1101	1	XXXX	01	$F = \text{sr } B$
1110	1	XXXX	10	$F = \text{sl } B$



Copyright © 2016, 2008, 2004 Pearson Education, Inc. All Rights Reserved


38

In Figure 8-1, there are three sets of select inputs: the *G select*, *H select*, and *MF select*.

In Figure 8-10, there is a single set of select inputs labeled FS, for “function select.”

To fully specify the function unit symbol in the figure, all of the codes for *MF select*, *G select*, and *H select* must be defined in terms of the codes for *FS*

Figure 8-11: DataPath with Control Variables



The combined values of control inputs specify a *control word*.

It consists of seven parts called *fields*.

The three register fields are three bits each. The remaining fields have one or four bits.

The three bits of DA select one of eight destination registers for the result of the microoperation.

The three bits of AA select one of eight source registers for the Bus A input to the ALU.

The three bits of BA select a source register for the 0 input of the MUX B.

The single MB bit determines whether Bus *B* carries the contents of the selected source register or a constant value.

The 4-bit FS field controls the operation of the function unit. (Table 8-4)

The single bit of MD selects the function unit output or the data on *Data in* as the input to Bus *D*.

The final field, RW, determines whether a register is written or not.

When applied to the control inputs, the 16-bit control word specifies a particular microoperation.

Table 8.5: Encoding of Control Word for the Datapath

DA, AA, BA		MB		FS		MD		RW	
Function	Code	Function	Code	Function	Code	Function	Code	Function	Code
$R0$	000	Register 0		$F = A$	0000	Function 0		No Write	0
$R1$	001	Constant 1		$F = A + 1$	0001	Data in	1	Write	1
$R2$	010			$F = A + B$	0010				
$R3$	011			$F = A + B + 1$	0011				
$R4$	100			$F = A + \bar{B}$	0100				
$R5$	101			$F = A + \bar{B} + 1$	0101				
$R6$	110			$F = A - 1$	0110				
$R7$	111			$F = A$	0111				
				$F = A \wedge B$	1000				
				$F = A \vee B$	1001				
				$F = A \oplus B$	1010				
				$F = \bar{A}$	1011				
				$F = B$	1100				
				$F = \neg B$	1101				
				$F = \bar{A} \bar{B}$	1110				




Table 8.6: Examples of Micro-Operations for the DataPath, Using Symbolic Notation

Micro-operation	DA	AA	BA	MB	FS	MD	RW
$R1 \leftarrow R2 - R3$	R1	R2	R3	Register	$F = A + \bar{B} + 1$	Function	Write
$R4 \leftarrow \text{sl } R6$	R4	—	R6	Register	$F = \text{sl } B$	Function	Write
$R7 \leftarrow R7 + 1$	R7	R7	—	—	$F = A + 1$	Function	Write
$R1 \leftarrow R0 + 2$	R1	R0	—	Constant	$F = A + B$	Function	Write
Data out $\leftarrow R3$	—	—	R3	Register	—	—	No Write
$R4 \leftarrow \text{Data in}$	R4	—	—	—	—	Data in	Write
$R5 \leftarrow 0$	R5	R0	R0	Register	$F = A \oplus B$	Function	Write


Table 8.7: Examples of Micro-Operations from Table 8-6, Using Binary Control Words

Micro-operation	DA	AA	BA	MB	FS	MD	RW
$R1 \leftarrow R2 - R3$	001	010	011	0	0101	0	1
$R4 \leftarrow s! R6$	100	XXX	110	0	1110	0	1
$R7 \leftarrow R7 + 1$	111	111	XXX	X	0001	0	1
$R1 \leftarrow R0 + 2$	001	000	XXX	1	0010	0	1
Data out $\leftarrow R3$	XXX	XXX	011	0	XXXX	X	0
$R4 \leftarrow$ Data in	100	XXX	XXX	X	XXXX	1	1
$R5 \leftarrow 0$	101	000	000	0	1010	0	1



## Contents

- Introduction
- Datapaths
  - Arithmetic/Logic Unit
  - The Shifter
  - Datapath Representation
  - The Control Word
- **Simple Computer Architecture**
- Basic Instruction Cycle
- Seven Great Ideas in Computer Architecture



Spring 2025


43

Selection variables control

- the addresses for the data read from the register file,
- the function performed by the function unit,
- and the data loaded into the register file,
- as well as the selection of external data.

Their combined values specify a *control word*.

Figure 8-13: Storage Resource Diagram for a Simple Computer




Separate Instruction and Data Memory

Memory word size: 16 bits

Memory is both word addressable and word accessible

Figure 8-14: Three Instruction Formats



Copyright © 2018, 2008, 2004 Pearson Education, Inc. All Rights Reserved

45

The bits are divided into groups called *fields*.

Typical fields found in instruction formats:

1. An *opcode field*, which specifies the operation to be performed.
2. An *address field*, which provides either a memory address or an address that selects a processor register.
3. A *mode field*, which specifies the way the address field is to be interpreted.

Other special fields:

a field that gives the number of positions to shift in a shift-type instruction  
 an operand field in an immediate operand instruction.

Table 8.8: Instruction Specifications for the Simple Computer (1 of 2)

Instruction	Opcode	Mne- monic	Format	Description	Status Bits
Move A	0000000	MOVA	RD, RA	$R[DR] \leftarrow R[SA]^*$	N, Z
Increment	0000001	INC	RD, RA	$R[DR] \leftarrow R[SA] + 1^*$	N, Z
Add	0000010	ADD	RD, RA, RB	$R[DR] \leftarrow R[SA] + R[SB]^*$	N, Z
Subtract	0000101	SUB	RD, RA, RB	$R[DR] \leftarrow R[SA] - R[SB]^*$	N, Z
Decrement	0000110	DEC	RD, RA	$R[DR] \leftarrow R[SA] - 1^*$	N, Z
AND	0001000	AND	RD, RA, RB	$R[DR] \leftarrow R[SA] \wedge R[SB]^*$	N, Z
OR	0001001	OR	RD, RA, RB	$R[DR] \leftarrow R[SA] \vee R[SB]^*$	N, Z
Exclusive OR	0001010	XOR	RD, RA, RB	$R[DR] \leftarrow R[SA] \oplus R[SB]^*$	N, Z
NOT	0001011	NOT	RD, RA	$R[DR] \leftarrow \overline{R[SA]}^*$	N, Z
Move B	0001100	MOVB	RD, RB	$R[DR] \leftarrow R[SB]^*$	
Shift Right	0001101	SHR	RD, RB	$R[DR] \leftarrow sr\ R[SB]^*$	
Shift Left	0001110	SHL	RD, RB	$R[DR] \leftarrow sl\ R[SB]^*$	

Table 8.8: Instruction Specifications for the Simple Computer (2 of 2)

Instruction	Opcode	Mne- monic	Format	Description	Status Bits
Load Immediate	1001100	LDI	RD, OP	$R[DR] \leftarrow zf\ OP^*$	
Add Immediate	1000010	ADI	RD, RA, OP	$R[DR] \leftarrow R[SA] + zf\ OP^*$	N, Z
Load	0010000	LD	RD, RA	$R[DR] \leftarrow M[SA]^*$	
Store	0100000	ST	RA, RB	$M[SA] \leftarrow R[SB]^*$	
Branch on Zero	1100000	BRZ	RA, AD	if $(R[SA] = 0)$ $PC \leftarrow PC + se\ AD$ , N, Z if $(R[SA] \neq 0)$ $PC \leftarrow PC + 1$	
Branch on Negative	1100001	BRN	RA, AD	if $(R[SA] < 0)$ $PC \leftarrow PC + se\ AD$ , N, Z if $(R[SA] \geq 0)$ $PC \leftarrow PC + 1$	
Jump	1110000	JMP	RA	$PC \leftarrow R[SA]^*$	

\* For all of these instructions,  $PC \leftarrow PC + 1$  is also executed to prepare for the next cycle.

zf: zero fill

se: sign extension

Table 8.9: Memory Representation of Instructions and Data

Decimal Address	Memory Contents	Decimal Opcode	Other Fields	Operation
25	0000101 001 010 011	5 (Subtract)	DR:1, SA:2, SB:3	$R1 \leftarrow R2 - R3$
35	0100000 000 100 101	32 (Store)	SA:4, SB:5	$M[R4] \leftarrow R5$
45	1000010 010 111 011	66 (Add Immediate)	DR:2, SA:7, OP:3	$R2 \leftarrow R7 + 3$
55	1100000 101 110 100	96 (Branch on Zero)	AD:44, SA:6	If $R6 = 0$ , $PC \leftarrow PC - 20$
70	00000000011000000	Data = 192. After execution of instruction in 35, Data = 80.		




## Contents

---


- Introduction
- Datapaths
  - Arithmetic/Logic Unit
  - The Shifter
  - Datapath Representation
  - The Control Word
- Simple Computer Architecture
- **Basic Instruction Cycle**
- Seven Great Ideas in Computer Architecture





## Basic Instruction Cycle

- **Fetch** the instruction from memory into the Instruction register in the control unit
- **Decode** the instruction
- Locate the operands used by the instruction
- Fetch operands from memory (if necessary)
- **Execute** the operation in processor registers
- Store the results in the proper place
- Go back to the 1<sup>st</sup> step to fetch the next instruction



Spring 2025

50

A register in the computer called the program counter (PC) keeps track of the instructions in the program stored in memory

## Program Counter (PC)

- Points at (contains address of) some machine-language instruction in memory
- Also called IP (**Instruction Pointer**)
- From the time that power applied to the system until the time that the power is shut off, a processor repeatedly:
  - **Executes** the instruction pointed by the PC, and
  - **Updates** PC to point to the next instruction



## Outlines

---

- Hardware organization of a typical system
  - Registers & Internal bus
  - Arithmetic, Logic & Shift Unit
  - Datapaths
- Simple Computer Architecture
- Basic Instruction Cycle
- Next Topic:  
Seven Great ideas in Computer Architecture



## Seven Great Ideas in Computer Architecture

adopted from:

D. Patterson, J. Hennessy, "Computer Organization & Design, The  
HW/SW Interface, MIPS Edition", 6<sup>th</sup> Ed., MK Publishing, 2020



Spring 2025

33

## Seven Great Ideas in Computer Architecture



ABSTRACTION



PARALLELISM



PROTECTION



COMMON CODE PATH



PIPELINING



HIERARCHY



DEPENDABILITY




## Use Abstraction to Simplify Design

- Lower-level details are **hidden** to offer a **simpler** model at higher levels
- Enables us to
  - suppress irrelevant details, thus
  - reduce a complex subject to something easier to understand
- Very similar in nature to **generalization**



Abstraction: The process of removing physical, spatial, or temporal details or attributes in the study of objects or systems in order to more closely attend to other details of interest

## Abstraction in a Computer





## Make Common Case Fast

---

- The common case is often
  - **Simpler** than the rare case
  - **Easier** to enhance
- You know the common case by
  - Experimentation
  - Measurement





Computer Design Basics

## Amdahl's Law - 1

$$T_{\text{improved}} = T_{\text{affected}} / \text{improvement factor} + T_{\text{unaffected}}$$

- Example 1:
  - Multiply accounts for 80s from the total 100s
  - Reduce multiply execution time to 25%
  - Overall time improvement?
    - $T_{\text{improved}} = 80/4 + 20 = 40\text{s}$
    - Overall time reduction to 40%

  
G. Amdahl

  
Spring 2025

Gene Amdahl, 1922–. Most famous for Amdahl's Law, an observation he made in 1965.

While in graduate school, he began designing computers in his free time. This side work earned him his Ph.D. in theoretical physics in 1952.



He joined IBM immediately after graduation, and later went on to found three companies, including one called Amdahl Corporation in 1970

Computer  
Design Basics

## Amdahl's Law - 2

$$T_{\text{improved}} = T_{\text{affected}} / \text{improvement factor} + T_{\text{unaffected}}$$

- Example 2:
  - Multiply accounts for 80s from the total 100s
  - How much improvement in multiply performance to get 5× overall?
    - $20 = 80/n + 20$
    - Cannot be done!



Spring 2025

## Amdahl's Law - 3

- When we speed up one part of a system, the effect on the overall performance depends on
  - How significant this part was, and
  - How much it sped up
- To significantly speed up the entire system, improve the speed of a **very large fraction** of the overall system
- Make common case fast!



## Performance via Parallelism



- **Parallelism:**
  - doing two or more things at once
- **Instruction-level** parallelism
  - parallelism is exploited within individual instructions
- **Processor-level** parallelism
  - CPUs work together on the same problem



## Instruction-level Parallelism

- Parallelism is exploited within individual instructions
  - **Pipelining:** instruction execution is divided into many parts, run in parallel
  - **Superscalar Architectures:** two or more instructions executed in parallel




## Temporal vs. Spatial Parallelism

- Temporal parallelism (Pipelining)

	1	2	3	4	5	6	7
Fetch	A	B	C				
Decode		A	B	C			
Execute			A	B	C		
Memory				A	B	C	
Write					A	B	C

- Spatial parallelism



Spring 2025

63

## Temporal vs. Spatial Parallelism

### ○ Temporal parallelism (Pipelining)



- A task is broken into stages, like an assembly line
- Multiple tasks can be spread across the stages
- Each task must pass through all stages, but a different task will be in each stage at any given time so multiple tasks can overlap

### ○ Spatial parallelism




- Multiple copies of the hardware are provided so that multiple tasks can be done at the same time






## Prefetching

- A concept used in early designs
- Instruction execution divided into independent phases:
  - Fetch
  - Actual execution
- Phases of subsequent instructions executed in **parallel**




## Performance via Pipelining

Pipelining carries prefetching much further




(a)




(b)



## A Superscalar Processor





Computer Design Basics

## Processor-level Parallelism

- CPUs work together on the same problem
  - Data Parallel Computers:
    - same calculations performed on different sets of data
  - Multiprocessors: (tightly coupled)
    - a system with more than one CPU sharing a common memory
  - Multicomputers: (loosely coupled)
    - large numbers of interconnected computers, each having its own private memory

Spring 2025

Data Parallel Computers:


**SIMD processors:** consist of a large number of identical processors that perform the same sequence of instructions on different sets of data. (e.g. GPUs)

**Vector processors:** unlike a SIMD processor, all of the operations are performed in a single, heavily pipelined functional unit

Multiprocessors are **MIMD** (Multiple Instruction Multiple Data) computers


## Multiprocessors

More than one CPU sharing a **common** memory




## Multicomputers

large numbers of interconnected computers  
each having its own **private** memory



## Multiprocessing vs. Multicomputing



Spring 2025


71

## Parallelism (Summary)

- **Parallelism:** doing two or more things at once
- **Instruction-level parallelism:** parallelism is exploited within individual instructions
  - **Pipelining:** instruction execution is divided into many parts, run in parallel
  - **Superscalar Architectures:** two or more instructions executed in parallel
- **Processor-level parallelism:** CPUs work together on the same problem
  - **Data Parallel Computers:**
    - same calculations performed on different sets of data
  - **Multiprocessors: (tightly coupled)**
    - a system with more than one CPU sharing a common memory
  - **Multicomputers: (loosely coupled)**
    - large numbers of interconnected computers, each having its own private memory







This figure tries to clarify the terms serial, parallel, sequential, and concurrent.

The columns of this figure represent the software, which is either inherently sequential or concurrent.

The rows of the figure represent the hardware, which is either serial or parallel.

For example, the programmers of compilers think of them as sequential programs: the steps include parsing, code generation, optimization, and so on.

In contrast, the programmers of operating systems normally think of them as concurrent programs: cooperating processes handling I/O events due to independent jobs running on a computer.

The point of these two axes of the figure is that concurrent software can run on serial hardware, such as operating systems for the Intel Pentium 4 uniprocessor, or on parallel hardware, such as an OS on the more recent Intel Core i7.

The same is true for sequential software. For example, the MATLAB programmer writes a matrix multiply thinking about it sequentially, but it could run serially on the Pentium 4 or in parallel on the Intel Core i7.

## Performance via Prediction



- It can be better to ask for forgiveness than to ask for permission!
- It can be **faster** on average to guess & start working rather than wait until you know for sure, if:
  - the mechanism to recover from a misprediction is **not too expensive**
  - your prediction is relatively **accurate**



## Exploiting Memory Hierarchy




*Ideally one would desire an indefinitely large memory capacity such that any particular ... word would be immediately available. ... We are ... forced to recognize the possibility of constructing a hierarchy of memories, each of which has greater capacity than the preceding but which is less quickly accessible.*

A. W. Burks, H. H. Goldstine, and J. von Neumann


*Preliminary Discussion of the Logical Design of an Electronic Computing Instrument, 1946*



## John Von Nuemann




*If people do not believe that mathematics is simple, it is only because they do not realize how complicated life is.*



Spring 2025

76

## Memory Hierarchy



## Principle of Locality

---

- Programs access a small portion of their address space at any time
- **Temporal** locality
  - Items accessed recently are likely to be accessed again soon
  - e.g., instructions in a loop, induction variables
- **Spatial** locality
  - Items near those accessed recently are likely to be accessed soon
  - e.g., sequential instruction access, array data





Suppose you were a student writing a term paper on important historical developments in computer hardware. You are sitting at a desk in a library with a collection of books that you have pulled from the shelves and are examining ... check the whole analogy in the book.

## Taking advantage of Locality

- Memory hierarchy
- Store everything on disk
- Copy recently accessed (and nearby) items from disk to smaller DRAM memory
  - Main memory
- Copy more recently accessed (and nearby) items from DRAM to smaller SRAM memory
  - Cache memory attached to CPU





Speed	Processor	Size	Cost (\$/bit)	Current technology
Fastest	Memory	Smallest	Highest	SRAM
	Memory			DRAM
Slowest	Memory	Biggest	Lowest	Magnetic disk

**The basic structure of a memory hierarchy.** By implementing the memory system as a hierarchy, the user has the illusion of a memory that is as large as the largest level of the hierarchy, but can be accessed as if it were all built from the fastest memory. Flash memory has replaced disks in many personal mobile devices, and may lead to a new level in the storage hierarchy for desktop and server computers.



Computer  
Design Basics

# Memory Hierarchy Levels

- Block (aka line): unit of copying
  - May be multiple words
- If accessed data is present in upper level
  - Hit: access satisfied by upper level
    - Hit time: time taken
    - Hit ratio: hits/accesses
- If accessed data is absent
  - Miss: block copied from lower level
    - Miss penalty: time taken
    - Miss ratio: misses/accesses
      - = 1 - hit ratio
  - Then accessed data supplied from upper level

The diagram illustrates a memory hierarchy. At the top is a box labeled 'Processor'. Below it is a small grid representing a cache. An arrow points from the Processor to the cache. Below the cache is a larger grid representing main memory. An arrow points from the main memory to the cache, labeled 'Data is transferred'. A blue square in the cache represents a hit, and a blue square in the main memory represents a miss.


Spring 2025

82

Hit ratio: نرخ برخورد  
Miss ratio: نرخ فقدان

## Structure of a Memory Hierarchy

- Fast memories are small, large memories are slow
  - We really want fast, large memories ☹️
  - Memory hierarchy gives this illusion 😊





CPU registers hold words retrieved from Level1 (L1) cache

Level1 cache holds cache lines retrieved from the Level2 cache memory

Level2 cache holds cache lines retrieved from Main Memory

Main Memory holds disks blocks retrieved from local disks

Local disks hold files retrieved from disks on remote network servers

## Dependability via Redundancy



- Computers need to be **dependable**
- Any physical device can **fail**
- We make systems dependable by **redundant** components that:
  - take over when a failure occurs
  - help detect failures



## Seven Design Ideas

---

- Use abstraction to simplify design
- Make the common case fast
- Performance via parallelism
- Performance via pipelining
- Performance via prediction
- Hierarchy of memories
- Dependability via redundancy

