

ساختار و زبان کامپیوتر

فصل هشت زبان اسمبلی ۸۰۸۶



Computer Structure & Machine Language

Chapter Eight 8086 Assembly Language



Copyright Notice

Parts (text & figures of this lecture are adopted from:

- "The 80x86 IBM PC and Compatible Computers, Vol.I & II", 4th Ed., M. Mazidi & J. Mazidi, Pearson, 2003
- M. Rafiquzzaman, "Microprocessors and Microcomputer-Based System Design", 2nd Ed., CRC Press, 1995
- A. Tanenbaum, "Structured Computer Organization", 6th
 Ed., Pearson, 2013



Contents

- Introductiom
- Fundamentals
- Memory Structure
- More on Instructions
- Addressing Modes
- Instruction Formats
- Conclusion
- Sample Codes
- Extra Topics






The Intel Family History

| Chip | Date | MHz | Trans. | Memory | Notes |
|-------------|---------|-----------|---------|--------|---------------------------------------|
| 4004 | 4/1971 | 0.108 | 2300 | 640 | First microprocessor on a chip |
| 8008 | 4/1972 | 0.108 | 3500 | 16 KB | First 8-bit microprocessor |
| 8080 | 4/1974 | 2 | 6000 | 64 KB | First general-purpose CPU on a chip |
| 8086 | 6/1978 | 5–10 | 29,000 | 1 MB | First 16-bit CPU on a chip |
| 8088 | 6/1979 | 5–8 | 29,000 | 1 MB | Used in IBM PC |
| 80286 | 2/1982 | 8–12 | 134,000 | 16 MB | Memory protection present |
| 80386 | 10/1985 | 16–33 | 275,000 | 4 GB | First 32-bit CPU |
| 80486 | 4/1989 | 25-100 | 1.2M | 4 GB | Built-in 8-KB cache memory |
| Pentium | 3/1993 | 60-233 | 3.1M | 4 GB | Two pipelines; later models had MMX |
| Pentium Pro | 3/1995 | 150-200 | 5.5M | 4 GB | Two levels of cache built in |
| Pentium II | 5/1997 | 233-450 | 7.5M | 4 GB | Pentium Pro plus MMX instructions |
| Pentium III | 2/1999 | 650-1400 | 9.5M | 4 GB | SSE Instructions for 3D graphics |
| Pentium 4 | 11/2000 | 1300-3800 | 42M | 4 GB | Hyperthreading; more SSE instructions |
| Core Duo | 1/2006 | 1600-3200 | 152M | 2 GB | Dual cores on a single die |
| Core | 7/2006 | 1200-3200 | 410M | 64 GB | 64-bit quad core architecture |
| Core i7 | 1/2011 | 1100–3300 | 1160M | 24 GB | Integrated graphics processor |




Moore's Law for Intel CPU Chips






Clock Rate & Power for Intel CPU Chips





Hierarchical Levels (Reminder)



Instruction Set Architecture (ISA)



Instruction Set Architecture (ISA)

- How the machine appears to a machine language programmer
- What a compiler outputs
 - ignoring operating-system calls & symbolic assembly language
- Specifies:
 - Memory Model
 - Registers
 - Available data types
 - Available instructions




Fundamentals

- Registers
- Basic Instructions
- An Assembly Program
- Directives
- Examples
- Instruction Formats
- Interrupt 21H




8086/88 Registers

| | Genera | l r | egisters |
|----|--------|-----|----------|
| AX | AH | | AL |
| ВХ | ВН | | BL |
| СХ | СН | | CL |
| DX | DH | | DL |
| | 15 | 8 | 7 0 |



SP Stack pointer BP Base pointer SI Source index DI Destination index


Pointer and index



11



IA-32 Registers





The MOV Instruction

- o MOV dest, source
 - reg, reg
 - mem, reg
 - reg, mem
 - mem, imm
 - reg, imm

| | AH | AL | |
|----------------------|----|----|--|
| | ВН | BL | |
| | СН | CL | |
| GENERAL REGISTERS | DH | DL | |
| REGISTERS | SP | | |
| | BP | | |
| | SI | | |
| | DI | | |

Sizes of both operands must be the same

Basic Arithmetic Instructions

- o ADD dest, source
- o SUB dest, source
- O INC dest
- o DEC dest
- O NEG dest



An Assembly Program Shell

```
; Program description
          Segment
  StSeq
           DB 100H DUP (?)
           ENDS
   StSeq
 6
 7 Dt Seg
          Segment
           ; place data here
  DtSeq
           ENDS
10
11 CDSeq
          Segment
12
           ASSUME CS: CDSeq, DS: DtSeq, SS: StSeq
13
   start:
14
           MOV AX, DtSeq ; set DS to point to the data segment
15
           MOV DS, AX
16
17
           ; type your code here
18
19
           MOV AH, 4CH ; DOS: terminate program
20
           MOV AL, 0 ; return code will be 0
21
           INT 21H
                       ; terminate the program
22 CDSeq ENDS
23 END start
```



Defining A Segment

label SEGMENT [options]

;place the statements belonging to this segment here

label ENDS

Example

STSEG SEGMENT ;the "SEGMENT" directive begins the segment

DB 64 DUP (?) ;this segment contains only one line

STSEG ENDS ;the "ENDS" segment ends the segment


DTSEG SEGMENT
DATA1 DB 52H
DATA2 DB 29H
SUM DB ?
DTSEG ENDS



A Sample Line

```
label opcode operand(s) comment

L1: MOV AX, 10 ; move 10 to AX
```





8086 Directives

ASSUME

| o ORG | | ORG | 100 |
|-------|-------|-----|-----|
| o oko | aByte | DB | 12 |

- O **DB (Define Byte)** aStr DB "Salam'
- DUP (Duplicate)
- DW (Define Word)
- DD (Define Double Words)
- DQ (Define Four Words)
- DT (Define Ten Bytes)
- EQU
- EVEN

| aStr | DB | "Salam" |
|--------|------|-----------|
| aVec | DB | 1,2,3 |
| | EVEN | |
| aSpace | DB | 6 DUP(?) |
| aWord | DW | 1A2FH |
| Cnst | EQU | 01011110B |
| aDD | DD | 100000 |
| aDQ | DQ | ? |
| BCDno | DT | 14567 |
| DECno | DT | 14567D |

18



Add two Numbers

```
StSeq
        Segment STACK 'STACK'
        DB 100H DUP (?)
StSeg
        ENDS
DtSeq
        Segment
       DB 100
num1
num2
        DB 27
sum
        DB ?
DtSeq
        ENDS
CDSeq
        Segment
        ASSUME CS: CDSeg, DS: DtSeg, SS: StSeg
Start:
        MOV AX, DtSeg ; set DS to point to the data segment
        MOV DS, AX
        MOV AL, num1
        ADD AL, num2
        MOV sum, AL
        MOV AH, 4CH ; DOS: terminate program
        MOV AL, 0 ; return code will be 0
        INT 21H
                    ; terminate the program
CDSeg
        ENDS
END Start
```



Add Five Consecutive Numbers

```
. MODEL SMALL
.STACK 100H
. DATA
dataIN DB 1,2,3,1,1
        EVEN
        DB
sum
. CODE
start:
        MOV AX, @DATA
                       ; set DS to point to the data segment
        MOV DS, AX
        MOV CX, 5
                                 ; setup loop counter
        MOV BX, OFFSET dataIN
                                 ; setup data pointer
                                 : initilaize AL
        MOV AL, 0
AGAIN:
        ADD AL, [BX]
        INC BX
                                 ; make BX point to next data item
        DEC CX
                                 ; decrement loop counter
        JNZ AGAIN
                                 ; load result into sum
        MOV sum, AL
       MOV AH, 4CH ; DOS: terminate program
       MOV AL, 0
                   ;return code will be 0
        INT 21H
                   ;terminate the program
END start
```



Add Four Consecutive Numbers

```
. MODEL SMALL
.STACK 100H
. DATA
dataIN
            15, 185, 125, 25
       DW
sum
        DM
. CODE
start:
        MOV AX, @DATA
                       ; set DS to point to the data segment
        MOV DS, AX
        MOV CX, 4
                                 ; setup loop counter
        MOV BX, OFFSET dataIN
                                 ; setup data pointer
                                 ; initilaize AL
        MOV AX, 0
L1:
        ADD AX, [BX]
                                 ; make BX point to next data item
        INC BX
        INC BX
        DEC CX
                                 ; decrement loop counter
        JNZ L1
                                 ; load result into sum
        MOV sum, AX
        MOV AH, 4CH
                    ;DOS: terminate program
        MOV AL, 0
                    ;return code will be 0
        INT 21H
                     ;terminate the program
END start
```



Copy An Array to A New Location

```
. MODEL SMALL
.STACK 100H
. DATA
        ORG 200H
dataIn DB 'Q', 'W', 'E', 'R', 'T', 'Y'
        DB 6 DUP (?)
copy
        DB '$'
. CODE
start:
        MOV AX, @DATA
                        ;set DS to point to the data segment
        MOV DS, AX
        MOV SI, OFFSET dataIn
        MOV DI, OFFSET copy
        MOV CX, 6
        MOV AL, [SI]
movL:
        MOV [DI], AL
        INC SI
        INC DI
        LOOP movL
        MOV AH, 4CH ; DOS: terminate program
        MOV AL, 0 ; return code will be 0
        INT 21H ; terminate the program
END start
```



DOS Interrupt 21H

| AH | Operation | Input Register(s) | Output |
|----|-----------------------------|-------------------|---------|
| 4C | Program Terminate | AL=return code | None |
| 01 | Character Input (with echo) | None | AL=char |
| 07 | Character Input (no echo) | None | AL=char |
| 0A | Buffered Keyboard Input | DX=string offset | None |
| 02 | Character Output | DL=char | None |
| 09 | Display String | DX=string offset | None |



Program Termination

```
MOV AH, 4CH ; DOS: terminate program MOV AL, 0 ; return code will be 0 INT 21H ; terminate the program
```

```
Administrator: Assembly Launcher Ver. 1.1: Copyright (c) 2013 Lakhya's Innovation Inc.


Press any key to exit...
```



```
1 . MODEL SMALL
   .STACK 100H
3 . DATA
  TimePrompt
                   DB 'Is it after 12 noon (Y/N)?$'
 5 MorningMsq
                   DB 13,10, 'Good morning, world!',13,10, '$'
 6 AfternoonMsq
                   DB 13,10, 'Good afternoon, world!',13,10,'$'
 7 DefaultMsq
                   DB 13,10, 'Good day, world!' ,10,13, '$'
   . CODE
9dstart:
                   MOV AX, @data ; set DS to point to the data segment
10
                   MOV DS, AX
                   LEA DX, TimePrompt ; point to the time prompt
11
12
                   MOV AH, 9 ; DOS: print string
                            ; display the time prompt
13
                   INT 21H
14
                   MOV AH, 1
                              ;DOS: get character
15
                   INT 21H
                               ; get a single-character response
16
                   OR AL, 20H ; force character to lower case
                   CMP AL, 'y' ; typed Y for afternoon?
17
18
                   JE IsAfternoon
                   CMP AL, 'n' ; typed N for morning?
19
20
                   JE IsMorning
21
                   LEA DX, DefaultMsq
                                      ;default greeting
22
                   JMP DisplayG
23
   IsAfternoon:
                   LEA DX, AfternoonMsg ; afternoon greeting
24
                   JMP DisplayG
25
   IsMorning:
                   LEA DX, MorningMsq
                                      ;before noon greeting
26
   DisplayG:
                   MOV AH, 9 ; DOS: print string
27
                   INT 21H ; display the appropriate greeting
28
                   MOV AH, 4cH ; DOS: terminate program
29
                   MOV AL, 0 ; return code will be 0
                   INT 21H
30
                               ;terminate the program
31
   END start
32
```




Memory Structure






Segment Registers





Logical vs. Physical Address

"Segment:Offset" is the Logical Address





Endianness (x86 vs. MIPS)






Endianness in 8086

MOV AX,35F3H MOV [1500],AX

;load 35F3H into AX ;copy the contents of AX to offset 1500H

DS:1500 = F3

DS:1501 = 35





8086 Instructions

- Data movement instructions
 - move
 - push and pop
 - input/output operations
- Arithmetic, logic and shift instructions
- Decisions Making Instructions
 - conditional branches, unconditional jumps
 - calls & returns



Register/Memory Data Movement

| Instruction | Operation | Comments |
|-------------------------------------|---|---------------------------------|
| MOV dst,src | dst ← src | |
| XCHG src,dst | dst ↔ src | |
| LAHF | AH ← flags1 | |
| SAHF | flags1 ← AH | |
| IN AL/AH/AX,port# IN AL/AH/AX,DX | $AL/AH/AX \leftarrow port#$ $AL/AH/AX \leftarrow DX port$ | for port#<256 for port# >255 |
| OUT port#,AL/AH/AX OUT DX,AL/AH/AX | port# ← AL/AH/AX DX port ← AL/AH/AX | for port#<256 for port# >255 |
| LEA dst,src | $dst \leftarrow EA(src)$ | Load Effective Address |
| LDS reg,ptr | $ \begin{array}{l} reg(L) \leftarrow [ptr] \\ reg(H) \leftarrow [ptr+1] \\ DS(L) \leftarrow [ptr+2] \\ DS(H) \leftarrow [ptr+3] \end{array} $ | Load pointer using DS |
| LES reg,ptr | $ \begin{array}{l} reg(L) \leftarrow [ptr] \\ reg(H) \leftarrow [ptr+1] \\ ES(L) \leftarrow [ptr+2] \\ ES(H) \leftarrow [ptr+3] \end{array} $ | Load pointer using ES |
| XLAT | AL ← memory byte DS:[E | 3X + unsigned AL] |



Stack Manipulation

| Instruction | Operation | Comments |
|-------------|---|--------------------------------|
| PUSH src | $SP \leftarrow SP-2$ $[SP] \leftarrow src(0-7)$ $[SP+1] \leftarrow src(8-15)$ | Push src into stack |
| POP dst | $dst(0-7) \leftarrow [SP]$ $dst(8-15) \leftarrow [SP+1]$ $SP \leftarrow SP+2$ | Pop dst out of stack |
| PUSHF | SP ← SP-2 [SP,SP+1] ← flags | Push Flag Register into stack |
| POPF | $\begin{array}{l} \text{flags} \leftarrow [\text{SP,SP+1}] \\ \text{SP} \leftarrow \text{SP+2} \end{array}$ | Pop Flag Register out of stack |



Logical Instructions


| Instruction | Operation | |
|--------------|--------------------------------|--|
| NOT dst | dst ← !dst | |
| AND dst,src | $dst \leftarrow dst \land src$ | |
| OR dst,src | $dst \leftarrow dst \lor src$ | |
| XOR dst,src | dst ← dst XOR src | |
| TEST dst,src | dst ∧ src, update flags | |



Spring 2025

Shift Instructions

| Instruction | Operation | Comments | |
|-------------|-------------------------------|--------------------------|--|
| SAL dst,cnt | Shift dst to left cnt times | Arithmetic/Logic | |
| SHL dst,cnt | Sinit ust to left chi times | Shift Left | |
| SAR dst,cnt | ChiA dat to might out times | Arithmetic Shift Right | |
| SHR dst,cnt | Shift dst to right cnt times | Logic Shift Right | |
| RCL dst,cnt | Rotate dst to left cnt times | Datata mith assess | |
| RCR dst,cnt | Rotate dst to right cnt times | Rotate with carry | |
| ROL dst,cnt | Rotate dst to left cnt times | Rotate dst without carry | |
| ROR dst,cnt | Rotate dst to right cnt times | | |





Arithmetic Instructions

| Instruction | Operation | Comments |
|-------------|---|---------------------|
| ADD dst,src | dst ← dst+src | Add |
| ADC dst,src | $\texttt{dst} \leftarrow \texttt{dst+src+CF}$ | Add with carry |
| SUB dst,src | dst ← dst-src | Subtract |
| SBB dst,src | $\texttt{dst} \leftarrow \texttt{dst-src-CF}$ | Subtract with carry |
| INC dst | dst ← dst+1 | Increment |
| DEC dst | dst ← dst-1 | Decrement |
| NEG dst | dst ← 0-dst | Negate |
| CMP dst,src | dst-src, update flags | Compare |
| MUL src | AX ← AL*src | 8 bit src |
| | DX:AX ← AX*src | 16 bit src |
| IMUL src | AX ← AL*src | 8 bit signed src |
| | DX:AX ← AX*src | 16 bit signed src |
| DIV src | AL ← AX/src, AH ← AX%src | 8 bit src |
| | AX ← DX:AX/src, DX ← DX:AX%src | 16 bit src |
| IDIV src | AX ← AX/src, AH ← AX%src | 8 bit signed src |
| | AX ← DX:AX/src, DX ← DX:AX%src | 16 bit signed src |



Arithmetic Adjust Instructions

| Instruction | Comments |
|-------------|-----------------------------|
| DAA | Decimal Adjust for Add |
| DAS | Decimal Adjust for Subtract |
| AAA | ASCII Adjust for Add |
| AAS | ASCII Adjust for Subtract |
| AAM | ASCII Adjust for Multiply |
| AAD | ASCII Adjust for Division |
| CBW | Convert Byte to Word |
| CWD | Convert Word to Double Word |



Unsigned Multiplication/Division

| 1 | AX ← AL*src DX:AX ← AX*src | 8 bit src 16 bit src |
|---------|--|-------------------------|
| DIV src | AL ← AX/src, AH ← AX%src AX ← DX:AX/src, DX ← DX:AX%src | 8 bit src 16 bit src |

| Multiplication | Operand 1 | Operand 2 | Result |
|----------------|---------------|--------------------|--------|
| Byte × Byte | AL | Register or Memory | AX |
| Word × Word | AX | Register or Memory | DX,AX |
| Word × Byte | AL=Byte, AH=0 | Register or Memory | DX,AX |

| Division | Numerator | Denominator | Quotient | Rem |
|--------------|---------------|--------------------|----------|-----|
| Byte / Byte | AL=byte, AH=0 | Register or Memory | AL | AH |
| Word / Word | AX=word, DX=0 | Register or Memory | AX | DX |
| Word / Byte | AX=word | Register or Memory | AL | AH |
| DWord / Word | DX,AX=DWord | Register or Memory | AX | DX |



Print a 3-digit Number

```
06 .Data
07 num
           DB 123
                        ; =7BH
           DB "000$"
08 numSTR
09
   .CODE
   Start:
12
           MOV AX, @DATA ; set DS to point to the data segment
13
           MOV DS, AX
14
15
           MOV AH, 0
16
           MOV AL, num
17
           LEA SI, numSTR
18
           ADD SI, 2
19
           MOV CL, 10
20
           MOV CH, 3
21 L2:
           DIV CL
           ADD [SI], AH
           DEC SI
24
           MOV AH, 0
25
           DEC CH
26
           JNZ L2
27
28
           LEA DX, numSTR
29
           MOV AH, 9
           INT 21H
31
           MOV AH, 4CH ; DOS: terminate program
33
                        ; return code will be 0
           MOV AL, 0
34
           INT 21H
                        ; terminate the program
35 END Start
```



Signed Multiplication/Division

IMUL for signed multiplication

IDIV for signed division

CBW (Convert Byte to Word)

CWD (Convert Word to Double word)

| Multiplication | Operand 1 | Operand 2 | Result |
|----------------|--------------|--------------------|--------|
| Byte × Byte | AL | Register or Memory | AX |
| Word × Word | AX | Register or Memory | DX,AX |
| Word × Byte | AL=Byte, CBW | Register or Memory | DX,AX |

| Division | Numerator | Denominator | Quotient | Rem |
|--------------|--------------|--------------------|----------|-----|
| Byte / Byte | AL=byte, CBW | Register or Memory | AL | AH |
| Word / Word | AX=word, CWD | Register or Memory | AX | DX |
| Word / Byte | AX=word | Register or Memory | AL | AH |
| DWord / Word | DX,AX=DWord | Register or Memory | AX | DX |

40



Spring 2025

Finding the Average

```
. MODEL SMALL
.STACK 100H
. DATA
dataIN DB -1,1,2,-2,0
        EVEN
        DW ?
sum
        DW ?
avg
. CODE
start:
        MOV AX, GDATA ; set DS to point to the data segment
        MOV DS, AX
        MOV CX, 5
                                ; setup loop counter
        MOV SI, OFFSET dataIN ; setup data pointer
        SUB BX, BX
                                ; initilaize BX
AGAIN: MOV AL, [SI]
                                ; move byte to AL
                                ; extend sign
        CBW
        ADD BX, AX
                                ; make SI point to next data item
        INC SI
                                ; decrement loop counter
        DEC CX
        JNZ AGAIN
        MOV sum, BX
                                ; load result into sum
                                ; load sum in AX
        MOV AX, sum
        CWD
                                ; extend sign
        MOV CX, 5
        IDIV CX
                                    ; divide DX: AX to CX
                                ; move quotient to avq
        MOV avg, AX
       MOV AH, 4CH ; DOS: terminate program
                   return code will be 0;
        MOV AL, 0
        INT 21H
                   ;terminate the program
END start
```



Decisions Making Instructions

- Unconditional Jump
- Conditional Jump
- Loop Control
- Subroutine Call/Return
- Software Interrupts



Unconditional Jump (JMP)

- Jump inside the segment (near jump)
 - JMP label ; label in the same segment
- Jump outside the segment (far jump)

JMP FAR PTR label ; label=A300:0127 Memory A3129 A3128 (Jump to here) A3127 A3126 10004 **A3** 10003 00 Far jump 10002 01 10001 27 10000 **JMP**

43 Spring 2025

Condition Tested



Mnemonic



| JA/JNBE | (CF = 0) and $(ZF = 0)$ | above/not below nor zero |
|---------|---------------------------------------|----------------------------|
| JAE/JNB | CF = 0 | above or equal/not below |
| JB/JNAE | CF = 1 | below/not above nor equal |
| JBE/JNA | (CF or ZF) = 1 | below or equal/not above |
| JC | CF = 1 | carry |
| JE/JZ | ZF = 1 | equal/zero |
| JG/JNLE | $((SF \times OF) \text{ or } ZF) = 0$ | greater/not less nor equal |
| JGE/JNL | (SF xor OF) = 0 | greater or equal/not less |
| JL/JNGE | (SF xor OF) = 1 | less/not greater nor equal |
| JLE/JNG | ((SF xor OF) or ZF) = 1 | less or equal/not greater |
| JNC | $\mathbf{CF} = 0$ | not carry |
| JNE/JNZ | ZF = 0 | not equal/not zero |
| JNO | OF = 0 | not overflow |
| JNP/JPO | PF = 0 | not parity/parity odd |
| JNS | SF = 0 | not sign |
| JO | OF = 1 | overflow |
| ЈР/ЈРЕ | PF = 1 | parity/parity equal |
| JS | SF = 1 | sign |

"Jump IF ..."



Spring 2025

Short Jump

- All conditional jumps are short
- Conditional jump is a 2-bytes instruction:
 - jump operation code
 - relative address of jump target
- Target should be within [-128...127]
 bytes distance from IP



Loop Control Instructions

LOOP label; loop as long as CX!=0


LOOPE/LOOPZ label; loop as long as ZF=1 and CX!=0

LOOPNE/LOOPNZ label; loop as long as ZF=0 and CX!=0

Register CX is decremented each time before jump to label is executed



Call & Return from Subroutine




47



Spring 2025

Call Inside the Segment (Near Call)




48



Spring 2025

Return Inside the Segment (Near)






Near Procedure (Example)

```
. MODEL SMALL
.STACK 100H
. DATA
        ; place your data here
. CODE
Start:
        CALL SBN ; call SBN
         subroutine SBN
SBN
        PROC NEAR
                   ; return from subroutine
        RET
SBN
        ENDP
        Start
END
```



Call Outside the Segment (Far Call)





Far Procedure (Example)

```
. MODEL SMALL
.STACK 100H
. DATA
       ; place your data here
CDSeg1
      Segment ; 1st Code Segment Start
       ASSUME CS: CDSeq1
Start:
       ; ...
       CALL FAR PTR SBF ; call SBF
       . ....
                          ; 1st Code Segment End
CDSeq1
      ENDS
CDSeq2
       Segment
                         ; 2nd Code Segment Start
       ASSUME CS: CDSeq2
       : subroutine SBF
       PROC FAR
SBF
       ; ...
                  ; return from subroutine
       RET
SBF
       ENDP
CDSeg2
       ENDS ; 2nd Code Segment End
       Start
END
```



Parameter Passing

- via Registers
 - Put parameter values in registers
- via Memory
 - Use the same variable names in the subroutine
- o via Stack
 - Put parameter values in stack



via Register (Example)

```
1 ; Add A & B and put the result in C
   ; Pass parameters in registers
             SEGMENT STACK 'stack'
  STSEG
       DB 100H dup (?)
   STSEG
             ENDS
  DTSEG SEGMENT
                        ; 1st operand
       А
                DW 2
                         ; 2nd operand
                DW 4
 9
                         : C=A+B
                DW ?
  DTSEG ENDS
11 \(\daggerCDSEG SEGMENT
   Start:
13
            ASSUME DS: DTSEG, CS: CDSEG, SS: STSEG
14点
            MOV AX, DTSEG ; set DS to point to the data segment
15
            MOV DS, AX
16
            MOV AX, A
17
            MOV BX, B
18
            MOV CX, 0
19
            CALL SB1
                         : call subroutine SB1
20
            MOV C, CX
21
   SB1
            PROC NEAR
23
            PUSHE
24
            MOV CX, AX
                        : CX \leftarrow A
25
            ADD CX, BX
                         : CX <- A+B
26
            POPF
            RET
28 SB1
            ENDP
   CDSEG ENDS
30 END
            Start
```



via Memory (Example)

```
1 ; Add A & B and put the result in C
  ; Pass parameters in Memory
            SEGMENT STACK 'stack'
 3 d STSEG
       DB 100H dup (?)
   STSEG
            ENDS
6 DTSEG SEGMENT
               DW 2
                       ; 1st operand
       Α
               DW 4
                       ; 2nd operand
9
                        : C=A+B
               DW O
10 DTSEG ENDS
11 \(\delta\) CDSEG SEGMENT
   Start:
13
           ASSUME DS: DTSEG, CS: CDSEG, SS: STSEG
14由
           MOV AX, DTSEG ; set DS to point to the data segment
15
           MOV DS, AX
16
                             : call subroutine SB2
           CALL SB2
17
18
  SB2
          PROC NEAR
19
           PUSHE
20
           PUSH AX
21
           MOV AX, A
                     ; AX <- A
22
           ADD AX, B
                     ; AX <- A+B
23
                       ; C <- AX
           MOV C, AX
24
           POP AX
25
           POPF
26
           RET
27 SB2
           ENDP
  CDSEG ENDS
   END
            Start
```



via Stack-1

```
1 ; Add A & B and put the result in C
   ; Pass parameters via Stack
 3 d STSEG
           SEGMENT STACK 'stack'
       DB 100H dup (?)
   STSEG
            ENDS
 6 DTSEG SEGMENT
               DW 2 ; 1st operand
 8
                DW 4 ; 2nd operand
 9
                DW 0
                      : C=A+B
  DTSEG ENDS
  CDSEG SEGMENT
12
   Start:
13
           ASSUME DS: DTSEG, CS: CDSEG, SS: STSEG
14
           MOV AX, DTSEG
15
           MOV DS, AX
16
           PUSH C
17
            PUSH B
18
           PUSH A
19
                        ; call subroutine SB1
           CALL SB3
20
                         ; BX \leftarrow A
           POP BX
21
           POP BX
                         ; BX <- B
22
                         ; BX <- C (C is updated by sub3)
           POP BX
23
           MOV C, BX
```



via Stack-2

```
25 SB3
            PROC NEAR
26
            PUSHE
27
            PUSH AX
28
            PUSH BX
29
            PUSH BP
30
           MOV BP, SP
31
           MOV AX, SS: [BP+10] ; AX <- A the value of A is in the stack
           MOV BX, SS: [BP+12] ; BX <- B the value of B is in the stack
32
33
           ADD AX, BX
34
           MOV SS: [BP+14], AX ; C <- AX+BX update the value of C in the stack
35
            POP BP
36
            POP BX
37
            POP AX
38
            POPF
39
            RET
40 SB3
            ENDP
41 CDSEG ENDS
42 END
            Start
```



CPU Control Instructions

| Instruction | Operation | Comments |
|-------------|-----------|-----------------------|
| STC | CF ← 1 | Set Carry Flag |
| CLC | CF ← 0 | Clear Carry Flag |
| CMC | CF ← !CF | Complement Carry Flag |
| STD | DF ← 1 | Set Direction Flag |
| CLD | DF ← 0 | Clear Direction Flag |
| STI | IF ← 1 | Set Interrupt Flag |
| CLI | IF ← 0 | Clear Interrupt Flag |
| HLT | | Halt |
| WAIT | | Wait |
| LOCK | | Lock |
| NOP | | No Operation |
| ESC | | Escape |



Addressing Modes (in general)


- Implicit
- Immediate
- Register (direct)
- Register indirect
- Base or displacement addressing
- Indexed
- Auto-increment / Auto-decrement
- PC-relative
- Memory direct
- Memory indirect



Spring 2025


59

MIPS Addressing Modes





8086 Addressing Modes





61

Immediate Addressing


MOV AX, 2550H ; move 2550H into AX

MOV CX, 625; load the decimal value 625 into CX

MOV BL, 40H; load 40H into BL



Register Reference





63

Memory Direct

MOV DL, [2400H]; move contents of DS:2400H to DL

Example:

Assuming DS=1512H, find physical memory address and its contents after executing the following code:


```
MOV AL, 99H
MOV [3518], AL
```



Based Relative

```
MOV CX,[BX]+10 ;move DS:BX+10 and DS:BX+10+1 into CX ;PA = DS (shifted left) + BX + 10

"MOV CX,10[BX]" یا "MOV CX,[BX+10]"
```





Indexed Relative

```
MOV DX, [SI]+5; PA=DS (shifted left) + SI + 5
```

MOV CL, [DI]+20 ; PA=DS (shifted left) + DI + 20



Based Indexed Relative

```
MOV CL,[BX][DI]+8 ;PA = DS (shifted left) + BX + DI + 8
MOV CH,[BX][SI]+20 ;PA = DS (shifted left) + BX + SI + 20
MOV AH,[BP][DI]+12 ;PA = SS (shifted left) + BP + DI + 12
MOV AH,[BP][SI]+29 ;PA = SS (shifted left) + BP + SI + 29

MOV AH,[BP+SI+29] MOV AH,[SI+BP+29]
```



67

Summary

| Addressing Mode | Operand | Default Segment |
|------------------------|----------------|-----------------|
| Register | reg | none |
| Immediate | data | none |
| Direct | [offset] | DS |
| Register indirect | [BX] | DS |
| | [SI] | DS |
| | [DI] | DS |
| Based relative | [BX]+disp | DS |
| | [BP]+disp | SS |
| Indexed relative | [DI]+disp | DS |
| | [SI]+disp | DS |
| Based indexed relative | [BX][SI]+disp | DS |
| | [BX][DI]+disp | DS |
| | [BP][SI]+ disp | SS |
| | [BP][DI]+ disp | SS |



x86 Memory Addressing Modes

| src/dst operand | 2nd src operand |
|-----------------|-----------------|
| Register | Register |
| Register | Immediate |
| Register | Memory |
| Memory | Register |
| Memory | Immediate |

Memory addressing modes

Address in register

Address = R_{base} + displacement

O Address = R_{base} + 2^{scale} × R_{index} (scale = 0, 1, 2, or 3)

 \circ Address = R_{base} + 2^{scale} × R_{index} + displacement




x86 vs. MIPS

| Mode | Description | Register restrictions | MIPS equivalent |
|--|---|---------------------------------|--|
| Register indirect | Address is in a register. | Not ESP or EBP | lw \$s0.0(\$s1) |
| Based mode with 8- or 32-bit displacement | Address is contents of base register plus displacement. | Not ESP | lw \$s0,100(\$s1)# <= 16-bit # displacement |
| Base plus scaled index | The address is Base + (2 ^{Scale} x Index) where Scale has the value 0, 1, 2, or 3. | Base: any GPR Index: not ESP | mul \$t0,\$s2,4 add \$t0,\$t0,\$s1 lw \$s0,0(\$t0) |
| Base plus scaled index with 8- or 32-bit displacement | The address is Base + (2 ^{Scale} x Index) + displacement where Scale has the value 0, 1, 2, or 3. | Base: any GPR Index: not ESP | mul \$t0,\$s2,4 add \$t0,\$t0,\$s1 lw \$s0,100(\$t0)#<=16-bit #displacement |

FIGURE 2.38 x86 32-bit addressing modes with register restrictions and the equivalent MIPS code. The Base plus Scaled Index addressing mode, not found in ARM or MIPS, is included to avoid the multiplies by 4 (scale factor of 2) to turn an index in a register into a byte address (see Figures 2.25 and 2.27). A scale factor of 1 is used for 16-bit data, and a scale factor of 3 for 64-bit data. A scale factor of 0 means the address is not scaled. If the displacement is longer than 16 bits in the second or fourth modes, then the MIPS equivalent mode would need two more instructions: a lui to load the upper 16 bits of the displacement and an add to sum the upper address with the base register \$\$1. (Intel gives two different names to what is called Based addressing mode—Based and Indexed—but they are essentially identical and we combine them here.)



8086 Instruction Encoding



71



Spring 2025

8086 Instruction Encoding (cont.)

| MOD | Interpretation |
|----------|--|
| (2 bits) | |
| 00 | Memory mode with no displacement follows except for 16 bit displacement when R/M=110 |
| 01 | Memory mode with 8 bit displacement |
| 10 | Memory mode with 16 bit displacement |
| 11 | Register mode (no displacement) |

| REG | W=0 | W=1 |
|-----|-----|-----|
| 000 | AL | AX |
| 001 | CL | CX |
| 010 | DL | DX |
| 011 | BL | BX |
| 100 | AH | SP |
| 101 | СН | BP |
| 110 | DH | SI |
| 111 | BH | DI |

| R/M | W=0 | W=1 |
|-----|-----|-----|
| 000 | AL | AX |
| 001 | CL | CX |
| 010 | DL | DX |
| 011 | BL | BX |
| 100 | AH | SP |
| 101 | CH | BP |
| 110 | DH | SI |
| 111 | BH | DI |

| Opcode | D | W | MOD | R | EG | R/M | Low DATA | Disp/ | High DATA | Disp/ |
|--------|---|---|-----|---|----|-----|-------------|-------|--------------|-------|



8086 Instruction Encoding (cont.)

| MOD | Interpretation |
|----------|--|
| (2 bits) | |
| 00 | Memory mode with no displacement follows except for 16 bit displacement when R/M=110 |
| 01 | Memory mode with 8 bit displacement |
| 10 | Memory mode with 16 bit displacement |
| 11 | Register mode (no displacement) |

| R/M | MOD=00 | MOD 01 | MOD 10 |
|-----|----------------|--------------|---------------|
| 000 | (BX) + (SI) | (BX)+(SI)+D8 | (BX)+(SI)+D16 |
| 001 | (BX)+(DI) | (BX)+(DI)+D8 | (BX)+(DI)+D16 |
| 010 | (BP)+(SI) | (BP)+(SI)+D8 | (BP)+(SI)+D16 |
| 011 | (BP)+(DI) | (BP)+(DI)+D8 | (BP)+(DI)+D10 |
| 100 | (SI) | (SI) + D8 | (SI) + D16 |
| 101 | (DI) | (DI) + D8 | (DI) + D16 |
| 110 | Direct address | (BP) + D8 | (BP) + D16 |
| 111 | (BX) | (BX) + D8 | (BX) + D16 |



8086 Instruction Encoding (example1)

Example 1: Code for MOV CH, BL

This instruction transfers 8 bit content of BL into CH

The 6 bit Opcode for this instruction is 100010₂ D bit indicates whether the register specified by the REG field of byte 2 is a source or destination operand.

D=0 indicates BL is a source operand.

W=0 byte operation

In byte 2, since the second operand is a register MOD field is 11₂.

The R/M field = 101 (CH)

Register (REG) field = 011 (BL)

Hence the machine code for MOV CH, BL is

10001000 11 011 101

Byte 1 Byte2

= 88DDH

| MOD | Interpretation | | | | | | | | |
|----------|--|--|--|--|--|--|--|--|--|
| (2 bits) | | | | | | | | | |
| 00 | Memory mode with no displacement follows except for 16 bit displacement when R/M=110 | | | | | | | | |
| 01 | Memory mode with 8 bit displacement | | | | | | | | |
| 10 | 10 Memory mode with 16 bit displacement | | | | | | | | |
| 11 | , , | | | | | | | | |
| | | | | | | | | | |

| Opcode | D | W | | MOD | REG | R/M | Low DATA | Disp/ | High DATA | Disp/ |
|--------|---|---|--|-----|-----|-----|-------------|-------|--------------|-------|
|--------|---|---|--|-----|-----|-----|-------------|-------|--------------|-------|



8086 Instruction Encoding (example2)

Example 2: Code for SUB BX, (DI)

This instruction subtracts the 16 bit content of memory location addressed by DI and DS from Bx. The 6 bit Opcode for SUB is 001010₂.

D=1 so that REG field of byte 2 is the destination operand. W=1 indicates 16 bit operation.

MOD = 00

REG = 011

R/M = 101

The machine code is 0010 1011 0001 1101 2 B 1 D

| R/M | MOD=00 |
|-----|----------------|
| 000 | (BX) + (SI) |
| 001 | (BX)+(DI) |
| 010 | (BP)+(SI) |
| 011 | (BP)+(DI) |
| 100 | (SI) |
| 101 | (DI) |
| 110 | Direct address |
| 111 | (BX) |

| | MOD | Interpretation | | | | | | | | | | |
|-----|----------|--|--|--|--|--|--|--|--|--|--|--|
| | (2 bits) | | | | | | | | | | | |
| - | 00 | Memory mode with no displacement follows except for 16 bit displacement when R/M=110 | | | | | | | | | | |
| - [| 01 | Memory mode with 8 bit displacement | | | | | | | | | | |
| - | 10 | Memory mode with 16 bit displacement | | | | | | | | | | |
| - [| 11 | Register mode (no displacement) | | | | | | | | | | |
| | | | | | | | | | | | | |

| Opcode | D | W | | MOD | REG | R/M | Low DATA | Disp/ | High DATA | Disp/ |
|--------|---|---|--|-----|-----|-----|-------------|-------|--------------|-------|
|--------|---|---|--|-----|-----|-----|-------------|-------|--------------|-------|



8086 Instruction Encoding (example4)

Example 4 : Code for MOV DS : 2345 [BP], DX

Here we have to specify DX using REG field. The D bit must be 0, indicating that Dx is the source register. The REG field must be 010 to indicate DX register. The w bit must be 1 to indicate it is a word operation. 2345 [BP] is specified with MOD=10 and R/M = 110 and displacement = 2345 H.

Whenever BP is used to generate the Effective Address (EA), the default segment would be SS. In this example, we want the segment register to be DS, we have to provide the **segment override prefix** byte (SOP byte) to start with. The SOP byte is **001 xx 110**, where SR value is provided as per table shown below.

| XX | Segment register |
|----|------------------|
| 00 | ES |
| 01 | CS |
| 10 | SS |
| 11 | DS |

To specify DS register, the SOP byte would be 001 11 110 = 3E H. Thus the 5 byte code for this instruction would be 3E 89 96 45 23 H.

| SOP | Opcode | D | W | MOD | REG | R/M | LB disp. | HD disp. |
|-----|---------|---|---|-----|-----|-----|----------|----------|
| 3EH | 1000 10 | 0 | 1 | 10 | 010 | 110 | 45 | 23 |



Intel 80x86 Architecture

- Intel 80x86 CISC Architecture
 - Supports many addressing modes
 - Supports complicated instructions
 - Reference manuals more than thousand pages
 - But its performance is no worse than RISC architectures (if not better)
 - e.g., Apple recently switched from PowerPC to Intel chips
 - Why? Microarchitecture
 - Translates CISC instructions into RISC ones in hardware



77

Implementing IA-32

- Complex Instr. Set Makes Implementation
 Difficult
 - HW translates instructions to simpler microoperations
 - Simple instructions: 1-1
 - Complex instructions: 1-many
 - Micro-engine similar to RISC
- Comparable performance to RISC
 - Compilers avoid complex instructions



RISC & CISC

- Hybrid Solution
 - RISC core & CISC interface
 - Taking advantage of both architectures







"XCHG" Example

```
01; Exchange two variables in Memory
02
03 .MODEL SMALL
04 .STACK 100H
0.5
06 .Data
07 var1 DB 'A'
08 var2 DB 'B'
09
10 .CODE
11 Start:
          MOV AX, @DATA ; set DS to point to the data segment
13
          MOV DS, AX
14
15
          MOV AL, var1 ; move contents of var1 to AL
          XCHG AL, var2 ; exchange contents of AL and var2
16
17
          MOV var1,AL
                           ; move new contents of AL to var2
18
19
          MOV AH, 4CH ; DOS: terminate program
          MOV AL, 0 ; return code will be 0
20
21
           INT 21H
                       ; terminate the program
22
23 END Start
```



Lookup Table Example

```
01 ; Lookup Table Example
03 .MODEL SMALL
04 .STACK 100H
05
06 .Data
07 inBuf Label BYTE ; input buffer
                     ; buffer size
08 Bsize DB 20
09 Rsize DB ?
                     ; real size
10 Str DB 20 DUP(' ') ; input string
12 .CODE
13 Start:
          MOV AX, @DATA ; set DS to point to the data segment
14
15
          MOV DS, AX
16
17
          LEA DX, inBuf
18
          MOV AH, OAH
19
                         ; input string
           INT 21H
20
21
          LEA BX, Str ; move buffer offset to BX
22
          MOV CL, Rsize
                         ; move real buffer size to CL
23
          SUB CH, CH
                          ; clear CH
24
          MOV SI,CX
                         ; move index of CR to SI
25
          MOV BYTE PTR [BX+SI], '$' ; replace CR with $
26
27
          LEA DX, Str
28
          MOV AH, 9
29
                        ; display string
          INT 21H
```



```
; This program evaluates Q=A+(B-C)
; in the form of Q=ABC-+ using stack
STSEG
        SEGMENT STACK 'stack'
        DB 100H DUP (?)
STSeg
        ENDS
DTSeq
        Segment
    DW 3
    DW 8
    DW 6
DTSeq
        ENDS
CDSeq
        Segment
        ASSUME CS: CDSeg, DS: DtSeg, SS: StSeg
start:
        MOV AX, DTSeg ; set DS to point to the data segment
        MOV DS, AX
        MOV AX, STSeg
                        ; set DS to point to the stack segment
        MOV SS, AX
        PUSH A
        PUSH B
        PUSH C
        POP CX
                    ; pop C into CX
        POP BX
                    ; pop B into BX
        SUB BX, CX
                     ; CX=B-C
        PUSH BX
        POP CX
                     ; pop B-C into CX
        POP BX
                    ; pop A into BX
                    ; BX=A+(B-C)
        ADD BX, CX
        PUSH BX
        MOV AH, 4CH ; DOS: terminate program
                    ; return code will be 0
        MOV AL, 0
                    ; terminate the program
        INT 21H
CDSeq
        ENDS
END Start
```





Convert to Capital Letters

```
ASCII Code
                                                Letter
                                                               Letter
. DATA
                                                 Α
                                                      01000001
data1
        DB "mY naME Is joEz"
                                                      01000010
data2
        DB 15 DUP (?)
                                                      01000011
                                                                С
        DB 'S'
                                                 Y
                                                      01011001
                                                      01011010
. CODE
start:
        MOV AX, @DATA ; set DS to point to the data segment
        MOV DS, AX
        MOV SI, OFFSET data1
        MOV DI, OFFSET data2
        MOV CX, 15
L1:
        MOV AL, [SI]
        CMP AL, 'a'
                              ; no need to convert
        JB OVER
        CMP AL, 'z'
                              ; no need to convert
        JA OVER
        AND AL, 11011111B
                              ; mask D5 to convert to uppercase
        MOV [DI], AL
                              ; copy the letter back
OVER:
        INC SI
        INC DI
        LOOP L1
        MOV AH, 4CH ; DOS: terminate program
        MOV AL, 0 ; return code will be 0
        INT 21H
                     ;terminate the program
END start
```

ASCII Code

01100001

01100010

01100011

01111001

01111010



Check Parity Flag

```
TF SF
                                  OF
                                         IF
; Check Parity Flag
. MODEL SMALL
.STACK 100H
. DATA
            DB 'P'
ParityF
NoParity
            DB 'N'
. CODE
Start:
        MOV AX, @DATA
                        ; set DS to point to the data segment
        MOV DS, AX
        SUB AL, AL
                         ; force parity flag to 1
        INC AL
                         ; force parity flag to 0
                         ; load flag reg into AH
        LAHF
        MOV DL, No Parity ; suppose there is no parity
        SHR AH, 3
                         ; shift parity flag into CF
        JNC NEXT
        MOV DL, ParityF
                 ;DOS: print char
        MOV AH, 2
NEXT:
                   ;display result
        INT 21H
        MOV AH, 4CH ; DOS: terminate program
        MOV AL, 0
                   ; return code will be 0
        INT 21H
                    ; terminate the program
END Start
```



Find Maximum Number in a List

```
Segment
 1 Dt Seq
           DB 12,23,1,45,26
 2 dataIn
           DB ?
   max
 4 DtSeq
           ENDS
  CDSeq
           Segment
           ASSUME CS: CDSeq, DS: DtSeq, SS: StSeq
   start:
           MOV AX, DtSeq ; set DS to point to the data segment
10
           MOV DS, AX
11
12
           MOV CX,5
13
           MOV BX, OFFSET dataIn
14
           MOV AL, 0
15 L1:
           CMP AL, [BX]
16
           JA NEXT
                     ; continue to search if AL is already greater
17
           MOV AL, [BX] ; update AL
18 Next:
           INC BX
19
           LOOP L1
20
           MOV max, AL
21
22
           MOV AH, 4CH ; DOS: terminate program
                       ; return code will be 0
23
           MOV AL, 0
24
           INT 21H
                        ; terminate the program
25 CDSeq
         ENDS
   END start
```



Character Input

```
inChar DB ?

MOV AH, 01 ; move option (01) to AH
INT 21H ; input character (with echo)
MOV inChar, AL ; move the input char to inChar

MOV AH, 07 ; move option (01) to AH
INT 21H ; input character (no echo)
MOV inChar, AL ; move the input char to inChar
```



String Input

```
.DATA
inBuf Label BYTE ; input buffer
Bsize DB 10 ; buffer size
Rsize DB ? ; real size
inStr1 DB 10 DUP ' ' ; input string
```

```
LEA DX, inBuf ; move buffer offset to DX
MOV AH, OAH ; move option (OAH) to AH
INT 21H ; input string

LEA BX, inStr1 ; move string offset to BX
MOV CL, Rsize ; move real buffer size to CL
SUB CH, CH ; clear CH
MOV SI, CX ; move index of CR to SI
MOV BYTE PTR[BX+SI], '$' ; replace CR with $

LEA DX, inStr1 ; move string offset to DX
MOV AH, O9 ; move option (O9) to AH
INT 21H ; display string
```




Character/ String Output

```
. DATA
CR
  EQU 13
LF EQU 10
outStr DB "Have a nice day $"
MOV DL, CR ; move the character to be displayed
MOV AH, 02
              ; move option (02) to AH
INT 21H
              ; display character
MOV DL, LF ; move the character to be displayed
MOV AH, 02 ; move option (02) to AH
INT 21H
              ; display character
LEA DX, outStr ; move string offset to DX
MOV AH, 09 ; move option (09) to AH
INT 21H
               ; display string
```




8086 Chip





8086 Internal Architecture



90



Spring 2025

Bus Interface Unit (BIU)

- Takes care of all data and addresses transfers on the buses:
 - sending addresses
 - fetching instructions from the memory
 - reading data from the ports and the memory
 - writing data to the ports and the memory
- EU has no direction connection with System Buses
- EU and BIU are connected with the Internal Bus



BIU Functional Parts

- Instruction queue:
 - Up to 6 bytes of next instructions is stored in the instruction queue
 - When EU executes instructions and is ready for its next instruction, then it reads the instruction from this instruction queue resulting in increased execution speed
 - Fetching the next instruction while the current instruction executes is called pipelining
- Segment registers (CS, DS, SS, ES)
- Instruction pointer:
 - A 16-bit register that holds the address of the next instruction to be executed



92

Execution Unit (EU)

- Telling the BIU from where to fetch the data
- Decode the instructions
 - using the instruction decoder
- Execute the instructions
 - using the ALU
- EU has no direct connection with system buses



EU Functional Parts

- ALU: Arithmetic and Logical Unit
- Flag Register
- General Purpose Registers:
 - AX: Accumulator Register
 - BX: Base Register
 - CX: Counter
 - DX: Data Register
- Stack Pointer Register



8086/88 ISA

- History
- ISA Concerns:
 - Memory model/ Registers/ Addressing modes
- Instruction Set
 - Move, Arithmetic, Logic, Shift, Control Transfer, ...
- Instruction Encoding
- 8086 Internal Architecture

